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Abstract
"'
This thesis describes a workstation-based automatic wafer measurement system developed
for solid-state sensors. It provides an extensible framework for a complete measurement and
analysis system using standard C programs, public domain imaging software, and simple
storage of wafer data for subsequent analysis. The software is easily modifiable to suit the
future needs of the Microelectronics Laboratory.
The system is operated from a Sun Microsystems SparcStation, equipped with an IEEE-
488 controller card from IOTech for communications to and from an HP 4145 semiconductor
parameter analyzer, and a Rucker & Kolls 801A automatic wafer prober. The software
is written in C, and consists of a wafer stepping program which repeatedly executes a
measurement routine, and a post-processing program for generating output. As written,
the software is easily modifiable for different wafer sizes, measurement, and output types.
In solid-state temperature sensors, uniformity and repeatability are crucial to the design
of interchangable sensors. This work presents an examination of first order semiconductor
physics which identifies the parameters that most greatly influence the voltage-temperature
_ characteristic. The design of the test structures for experimentation, and the automatic
wafer data acquisition program are then described. To verify the operation of the system,
an initial fabrication run was put through the lab using a process sequence based on the
Lehigh University 2J.Lm CMOS process. Various experiments are then performed on the
sensors to examine their uniformity.
1
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Introduction
1.1 Background
In integrated circuit design and fabrication, the main goal of a designer is to make a circuit
or device which is immune to the non-idealities associated with the fabrication process and
the environment in which the circuit or device is being operated. This can be done by
matching devices, creating offsetting temperature coefficients, and the like. In integrated
sensor design however, it is these same non-idealities which are exploited to convert a
non-electrical signal into an electrical one to be monitored. This is accomplished by using
some physical property which modulates a voltage or current as a function of the desired
signal being sensed, whether it be pressure, temperature, flow rate, pH, or any other type
of physical signal.
Because one is utilizing the physical properties of the semiconductor on which the sensor
is being made, the tolerances afforded to integrated circuit designers are not available to the
sensor designer. In integrated sensors, there are two very desirable properties: predictability
and uniformity. Predictability implies an understanding of the transfer characteristic from
the physical signal to the electrical signal, and uniformity implies the ability to produce
identical sensors. The result of these properties is that one must understand both the
theory behind the sensor, and the manufacturing process equally well.
1.2 Scope of this Work
This work represents the initial efforts of a project to develop the technology to produce
reliable, uniform silicon junction temperature sensors. These efforts have concentrated on
2
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exaniining semiconductor diode theory to determine important parameters with respect to
uniformity, developing a series of sensor designs for experimentation, fabrication of these
test sensors, and development of an automated wafer data acquisition system.
This project lays the groundwork for future research into the various conduction mech-
anisms which occur in silicon over temperature. In addition, the measurement system will
benefit the entire lab because of its generalized nature. This will allow researchers to take
data on an entire run of wafers without having to tediously probe each device manually.
This is impossible to do with today's microelectronic devices because there might be thou-
sands of devices on a wafer to take measurements on. Also, for the study; of manufacturing
science, this system would enable a full range of automatic in-house statistical process data
for monitoring and tracking process variations.
3
Chapter 2
Characteristics of Silicon Diodes
2.1 Introduction
In order to determine the factors which affect the uniformity and predictability of sili-
con junction temperature sensors, one must review the important temperature dependent
properties of semiconductors. The theory of p-n junction theory will then be presented,
along with a first order derivation of the voltage versus temperature characteristic of a p-n
junction diode.
2.2 Properties of Bulk Semiconductor Materials
2.2.1 Energy Gap
In a single crystal semiconductor, there exists a series of energy bands in which an electron
is permitted to exist. There are two sets of these energy bands separated by an energy
gap, Eg • Above the energy gap is the conduction band, Ee, and below the energy gap is
the valence band, Ev . Eg is a very important parameter in semiconductor physics because
it affects rates of generation-recombination, trapping, and tunneling. The variation of the
band gap with temperature can be expressed as [1]
Eg = Ego - (3T (2.1)
where f3 ~ O.153x10-3 for silicon. The variation of Eg with temperature is shown in Figure
2.1 for Si, Ge, and GaAs.
4
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2.2.2 Fermi-Dirac Function
The Fermi-Dirac function defines the probability that an energy level, E, is occupied by an
electron. It is described by the following equation [3],
(2.2)1f(E) = (E-E )
. l+e~
where EF is the Fermi level which is a function of the doping densities in the semiconductor,
k is Boltzmann's constant, and T is absolute temperature. The Fermi function for different
temperatures is shown below in Fi~e 2.2. The smoothing out of the Fermi-Dirac function
Increasing T
E ----- ---------
F
E
C
a 0.2 0.4 0.6 0.8
f(E)
Figure 2.2: Fermi function at various temperatures
with increasing temperature implies that more states are occupied by free carriers. For the
case where E - EF » kT (0.02586 eV at 300K), the exponential becomes much larger than
one allowing the Fermi function to be simplified to
(E-EE)f(E) = e- kT (2.3)
6
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2.2.3 Equilibrium Carrier Concentrations
The total number of electrons in the conduction band, no, is given by
no = (Xl f(E)N(E)dElEe (2.4)
(2.5)
where the subscript indicates an equilibrium value and N(E)dE is the total number of avail-
able energy states over the range dE. This integral can be simplified for a non-degenerate
semiconductor using Boltzmann statistics by defining an effective density of states, Nc for
electrons (Nv for holes) relative to the conduction band edge (valence band for holes). This
allows Equation 2.4 to be simplified to
2 EF - Ec)
no = NcJ7rFt ( kT
where
3
N =2(27fm~kT) 2
c h2
and F1 ("l) is the Fermi-Dirac integral, defined as [4]
2
1
100 "l2 d"l eTJfFI (''If) = '" Vi-"2 - 0 l+e(TJ-TJf) - 2
for the conditions described above. Substituting this result into Equation 2,5 gives
The hole concentration is similarly expressed as
_ 2 Ev - EF) _ _(EF-Evl
Po - Nv ~Fl( - Nve kT
y7f 2 kT
where
(2.6)
(2.7)
(2.8)
(2.9)
_ (27fm;kT)!Nv - 2 h2 (2.10)
For intrinsic material, the Fermi level, EF, lies approximately in the middle of the band
gap, Ea. Using Equation 2.1 for Ea, the intrinsic electron concentration is
ni = VnoPo (2.11)
.JN _[Eoo-m (2.12)cNve kT
3
2(27fkT)"2( * *)1 _[Eoo-m (2.13)= -2- m m 4e 2kTh n. p
3 §s:;Q (2.14)= 2UT"2e- 2kT
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where
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Figure 2.3: Equilibrium carrier concentration vs. temperature in Si, Ge, and GaAs [1J
Figure 2.3 shows how the intrinsic carrier concentratio~ varies w{th temperature [1J in
different semiconductors.
8
CHAPTER 2. CHARACTERISTICS OF SILICON DIODES
2.2.4 Drift and Diffusion
There are two major mechanisms which contribute to carrier flow in bulk semiconductors
at room temperature, drift and diffusion. Drift occurs in the presence of an electric field,
and is described by
In,drijt(X) = qJ.Lnn(x)£(x) (2.16)
where J.Ln is the electron mobility, n(x) is the electron concentration as a function of x, and
£(x) is the applied electric field.
an
In,dijj(X) = qDn ax (2.17)
where Dn is the diffusion constant, and is equal to kJ JLn for non-degenerate semiconductors
according to one of the Einstein relations. Although there are second order effects such
as generation-recombination, and surface roughness, these effects are small under most
circumstances (complete ionization and low-level injection). Thus, the electron and hole
current densities can be expressed in one dimension by the equations
In the presence of a carrier gradient, electrons will flow in the direction of decreasing
concentration according to
an
- In,drijt(X) + In,dijj(X) = qJLnn(x)£(x) + qDnax
ap
= Jp,drijt(X) + Jp,dijAx) = qJLpp(x)£(x) - qDpax
(2.18)
(2.19)
2.3 Properties of the Silicon p-n Junction
2.3.1 The Shockley Ideal Diode Equation
A p-n junction is created when two oppositely doped materials are brought together. The
junction forms a carrier gradient on each side of the jUnction which induces an electric field
according to Poisson's equation. This electric field serves to sweep away any mobile carriers
near the junction, only leaving fixed, ionized dopants. Eventually, an equilibrium situa-
tion results with a built-in potential across a region depleted of mobile carriers. In 1948,
Shockley derived the current-voltage relationship for an idealized p-n junction diode [5].
9
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Although one of the most basic semiconductor equations, the Shockley ideal diode equa-
tion is a convenient starting point for deriving the voltage-temperature relationship of the
silicon junction temperature sensor. This equation was developed using many assumptions
which constrain its applicability, but to first-order, it a good approximation of actual diode
behavior at elevated temperatures. The ideal diode equation is derived under the following
assumptions:
I-D Device By using non-reentrant structures, along any line normal to the p-n junction
the 1-D approximation is maintained.
Step Junction This assumes that the doping concentration from one side of the junction
to the other is a step function. It also implies that the doping density on each side
of the junction is constant. Therefore, any electric fields developed are caused only
by the junction itself, and not by fluctuations in doping densities on each side of the
junction.
Depletion Approximation Under this assumption, the mobile carrier concentrations in
the depletion regions set up by the electric field across the junction are negligible
compared to the fixed ion concentration. This greatly simplifies the math because the
mobile carrier concentrations depend on the voltage across the junction.
Complete Ionization This condition implies that all the donor (or acceptor) sites have
completely given up their carriers for conduction. At low temperatures, this condition
is not satisfied, limiting the use of this relation to temperature above about lOOK.
Under these conditions, the Shockley diode equation is found to be [5]
(2.20)
Is is called the saturation current, and is defined as
(2.21)
and
(2.22)
10
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Ln - y'Dn'Tn (2.23)
Pnnn - nppp =ni2 (2.24)
nn I'V ND (2.25)~
Pp NA (2.26)
ni2 (2.27)pn ND
ni2 (2.28)np NA
(2.29)
By substituting these into the expression for the saturation current, we obtain
for a n+jp diode and
(2.30)
(2.31)
for a p+jn diode.
In this equation, Dp and Dn are the diffusion coefficients described in Section 2.2.4.
Note that J1- is temperature dependent due to different scattering mechanisms at different
temperatures. At low temperatures, impurity scattering dominates, whereas lattice scat-
3
tering dominates at higher temperatures. Impurity scattering has a T7: dependence and
lattice scattering has a T-t dependence. However, ni2 has a much stronger T3 dependence
as described in Equation 2.14.
Substituting the more complete expressions for Pn and np into Equation 2.20 gives the
following equation
(2.32)
where
(2.33)
for a p+jn diode.
11
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2.3.2 Temperature Dependence of the Ideal Diode Equation
The temperature dependence of the junction voltage can be examined by differentiating
Equation 2.32 with respect to T. Under steady-state conditions where M= 0,
(2.34)
Multiplying by ~ and simplifying gives
3k + .!.(EGO _ V) + av = 0 (2.35)
q T q aT
Next, bring the V and av terms to the other side of the equation and multiply by T to
enable simplifying the right side to a derivative
_(3~T + E~O) = ~[TaV _ VaT]
= T
2a~ [~]
Finally, this equation can be integrated with respect to ¥to obtain
T2(~ + co) = _(3~T + E~o)
(2.36)
(2.37)
(2.38)
. where Co is a constant of integration. Dividing both sides by T gives the first order equation
for VeT)
V (T) = EGO _ coT _ 3kT In(T)
q q
Letting Co = - 3qk In(To) and substituting this back into VeT) gives
V (T) = EGO _ kT In(!.-) 3
q q To
(2.39)
(2.40)
The next step is to eliminate the To term. We solve Equation 2.40 for E~Q - V, and
substitute into Equation 2.32 to get
(2.41)
(2.42)
With Equation 2.41, substitute To3 = f back into Equation 2.40, we get the final expression
for V (T) in terms of known quantities
. VeT) = EGO _ kT In(T3C)
q q I
This equation is plotted below in Figure 2.4 using the following material parameters:
12
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Figure 2.4: Ideal junction voltage versus temperature
A = 1 X 10-7 m2 Dp = 1 X 105 m 2s
EGO = 1.24 eV h = 6.62617 X 10-34 J . s
I = 10 JlA k = 1.38066 X 10-23 k
m* = 1 x 10-30 kg NA = 1 X 1022 m 3p
q = 1.60218 X 10-19 C Tp = 1 X 10-5 s
f3 = 0 (assume no band gap narrowing)
Another important parameter is the sensitivity of junction voltage with temperature, m v
m v = aVI = _ 3k [1 + ~ln(T3C)]aT 1=10 q 3 10 (2.43)
This equation is plotted below in Figure 2.5 for 10 = lOJlA. These characteristics match
well with experimental data. The voltage-temperature characteristic of the LakeShore DT-
470 silicon junction sensor are shown in Figure 2.6. Over the temperature range where
the complete ionization assumption holds (about lOOK and above). the theory adequately
predicts the voltage-temperature behavi~r of the p-n junction. As the temperature drops
13
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Figure 2.5: Ideal junction voltage temperature sensitivity
. below about lOOK, the occupancy function limits the number of available states for conduc-
tion (see Fig. 2.2). Further work will expand on this initial theory in order to accommodate
more second-order effects which become more important at low temperatures.
14
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Test Device Design
3.1 Introduction
The development of devices for testing is the most time-consuming step of the design
,
process because it involves making decisions about the entire fabrication, test, and packaging
processes. The result of this process is a mask set which is simple, yet flexible enough to
provide a wide variety of devices for measurement. The mask design has been performed
~
on a Sun Microsystems SparcStation using CAD software developed by Mentor Graphics.
Once the design was finalized, a tape was written and submitted to AT&T for fabrication
of 4 x 4 inch photolithographic plates (positive anti-reflective chrome on a glass substrate).
The masks include two different layouts, or cells. The first cell includes five sensors of
different junction areas (varying from 192 miZ2 to 4miZ2 ), and an electrometer for junction
leakage measurements. The electrometer allows measurement of the quality of junctions
across a wafer by monitoring reverse leakage currents. This gives an indication of the
contamination levels in the fabrication process. The test patterns contain structures and
devices for extracting semiconductor parameters. The final masks are comprised of 1474
instances of the diode array and five instances of the test pattern across the wafer.
Another important aspect of the sensor design is testability and packaging. The total
number of sensors on the wafer mandates use of an automated test system to enable taking
d?'ta across a wafer. All sensors can be diced for low temperature measurements and have
bonding p~ds for each junction.
16
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3.2 Mask Levels
The standard Lehigh 2p,m CMOS process requires nine mask levels. Of these nine levels,
six are needed for semiconductor junction diodes. The other three are used for MOS or .
gated-diode devices only. AP. the mask levels are listed below in Table 3.2. This table lists
the process step, the name of the level, a description, and the type of mask. There are two
types of masks: metal masks (the feature is black on a clear background), and oxide masks
(the feature is clear on a black background). Using a positive photoresist, a metal mask
is used for defining lines (MET, POLY) in a deposited layer, and an oxide mask is used
to open areas in the oxide for contact definition or implanting. The sensor design allows
IMask Level ILevel Name IDescription IMask Type I
1 NW N-Well Oxide
2 AD Active Device Oxide
3 FI Field Implant Oxide
4 POLY Polysilicon Gate Metal
5 N N-Implant Oxide
6 P P-Implant Oxide
7 CW Contact Window Oxide
8 MET Metallization Metal
9 BP Bonding Pad/Overglass Oxide
Table 3.1: Lehigh 2p,m CMOS mask sequence
the mask set to be used in a variety of ways to produce many types of devices. By using a
subset of the masks for a specific kind of sensor, single implant (p substrate/n+ implant, p+
implant/n substrate), double implanted (p+/n+ implants), or bipolar (p+/n+/p substrate
or n+/p+/n substrate) junctions can be fabricated. This permits examination of many
different types of junctions for reliability and uniformity.
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3.3 Sensor Cell Design
The sensor cell has been designed for simplicity and flexibility. It permits fabrication of both
junction diodes and bipolar transistors and is small enough to provide a large number of
testable devices per wafer. There are a total of six devices in a sensor cell: five individually
packagable sensors and one packagable sensor with an integrated MOS electrometer. The
layout of a typical sensor is shown below in Figure 3.1. The region defined by the N layer is
referred to as the outer junction, and the region defined by the P layer is the inner junction.
Table 3.3 lists the planar dimensions (no sidewall area) of each junction. Each junction is
BP
AD/FI
NN
PP
CW
~ MET
Figure 3.1: Temperature sensor layout
individually accessible with its own 100 x 100,." m bonding pad. The metal-semiconductor
contacts (black on the layout) extend around the diode as much as possible to uniformly
18
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ISensor IInner Junction Area (mil2) IOuter Junction Area (milZ) I
1 107 192
2 56 113
3 34 82
4 16 50
5 4 25
6 4 25
Table 3.2: Sensor cell junction areas
distribute current around the sensor.
The problem of self-heating is partially addressed by limiting the distance of the con-
tact from the junction. This minimizes the power dissipation due to resistance caused by
freezing-out of the bulk between the contact and the junction by keeping the resistive path
small. To maximize the available area, another sensor was designed with one of the bonding
pads on top of the P region in the center. This sensor is shown in Figure 3.2. Although
bonding on top of a thin-oxide is not usually recommended to prevent the possibility of
either punching through or shorting out the junction, in the initial fabrication run, a 2 K A
oxide layer is covering the bonding pad area. This will protect the probe on the center pad
from breaking the silicon surface.
3.3.1 MOS Electrometer
The final device in the sensor array is the integrated MaS electrometer circuit. It is a very
simple circuit which is useful for examining the uniformity of the fabrication process and
its effect on the repeatability of the diode temperature characteristic.
In this particular case, the choice of starting material determines the type of of diode
being fabricated. For the Lehigh n-well self-aligned gate CMOS process, a p starting
material requires that the diode be p+/n+ in order to obtain good ohmic contact with the
silicon surface. This is because the Lehigh CMOS process uses only n+ and p+ source/drain
implants to minimize the number of mask steps required to complete a fabrication cycle. A
19
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Figure 3.2: Maximum area sensor layout
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Figure 3.3: Equivalent circuit diagram of MOS electromet~r with signal waveforms
p-well technology could be used to examine n+/p+ structures on an n substrate.
(3.1)
. The circuit, shown in Figure 3.3, can be used to monitor the rate of charge leakage
off a reverse-biased diode, and thus determine the capacitance of the junction. For the
electrometer circuit shown in Figure 3.3, assume that initially.there is 5V on the HOLD
signal, as shown in the graph next to the circuit. In this case, M1 will be on, behaving like
a short circuit. This will place the 5V bias voltage across D1, reverse-biasing the diode. If
the HOLD signal is then shorted to ground, M1 shuts off, trapping charge on CL, which is
the parallel combination of CD, the diode capacitance, and Cgd, the gate-drain capacitance
of M2. The voltage on CL is given by the simple relation
I C aVL
L = L7ft
which can be simplified to a more practical form,
I C b..VL
L = L b..t (3.2)
(3.3)
where b..VL is the total voltage that leaks off the capacitor, and b..t is the decay time. By
rearranging this, one obtain the total voltage change at the gate of M2.
b..V = hCL
L b..t
21
CHAPTER 3. TEST DEVICE DESIGN
b.VL will modulate the gate voltage on M2, Vgs2' Due to the transconductance of the
MOSFET, this will be converted into an output current current, f o in the following way
9m2htf o = -gmb.vgs2 = - CL (3.4)
The advantage of placing this small circuit on the wafer is to minimize parasitic capacitances
between D1 and M2 which would provide additional leakage paths.
3.3.2 Sensor Cell Floorplan and Layout
In order to package the chips for low temperature measurements, there needs to be a scribe
line of about 5mil between each sensor chip in a cell. To differentiate between the various
die (previously referred to as cells) on a wafer, a scribe line of 10mil is being used. The
six sensors in the die are lined up in a row, forming a linear array of sensor chips per die.
With a 20 x 20 mil sensor chip area, each die occupies 130 x 30 mil. This permits almost
1500 sensor cells on a three inch wafer.
To accommodate automated testing, bonding pads are brought out for each junction,
and are evenly spaced throughout the layout. This allows a custom probe card to be
manufactured for the wafer prober which will be able to measure all six devices in a cell.
The cell outline is shown below in Figure 3.4. The final layout for the sensor cell is in
Alignment Marks
Figure 3.4: Floorplan of sensor cell.
Bonding Pads
Figure 3.5. The junction areas decrease from left to right, with the electrometer on the far
right. The ,alignment marks are included in the scribe lines so as to not occupy space on
the actual sensors.
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Figure 3.5: Layout of sensor cell
3.4 Semiconductor Test Pattern Design
3.4.1 Introduction
The test patterns for the chip are very simple, yet allow a large amount of semiconductor
information to be gathered. Various parameters such as sheet resistance, carrier lifetime,
and AC capacitance can be extracted from the test patterns on the wafer. There are a
total of five test pattern cells on the wafer from which to choose. Since these five are evenly
distributed a,round the wafer (in a cross pattern with one cell along each major axis, and
• j-
one in the center of the wafer), they also give some information as to the variability of
material parameters across the wafer.
3.4.2 Resolution and Sequence Patterns
The first set of test patterns are intended to check the resolution capabilities of the pho-
tolithography process, and to indicate which fabrication steps have been carried out. A
quick check under the microscope r_eveals the quality of patterning on the wafer. Figu~es
3.6 shows the alignment marks and their corresponding mask level. The numbers are put
down on the first step of the process (NW), and the rectangles around them indicate which
process steps have been done. This visually describes the status of the wafer at any point
during the fabrication process. The resolution patterns give an indication of photolitho-
graphic process quality. Looking at Figure 3.7, note that there are three components to
23
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Figure 3.6: Layout of resolution/process patterns
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0 311m
00 0 0
4 11m
Figure 3.7: Expanded view of resolution pattern
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each of the three pattern sizes (2 - 4f-Lm): a series of squares, a gap, and a line all of equal
width.
On this mask set, the If-Lm patterns were removed. This is because Lehigh receives
copies of the "master" masks generated by AT&T. When the copies are made, there is
some resolution loss inherent in the process. For example, some of the gate electrodes in
the MaS devices presented below might not come out on the copied mask, because they
have a gate length of only If-Lm. Since the sensors being fabricated are quite large, this only
presents a problem in those devices put down solely for testing. To avoid smearing the If-Lm
patterns with the 2f-Lm patterns on the masks, it was prudent to remove them, and only
check spacings/lines of 2f-Lm or greater.
3.4.3 Alignment Marks
Generating a set of alignment marks for any mask set is perhaps the most confusing part
of the design process. The type of mask, and all variations on the process sequence must
be considered when calculating the size and spacing of the alignment marks.
The alignment marks for this mask set are shown below in Figure 3.8. The top row
consists of all the layers on top of each other. Since this view is not too helpful, the
contents of each set of marks has been expanded vertically down the page. Each cross lines
up to within a few microns of the previous layer. This allows the fine alignment that is
critical to the fabrication process.
3.4.4 Ellipsometry/Profilometry Patterns
At each step in the fabrication process, it is desirable to be able to closely monitor step
height and quality. This is done with a profilometer, which uses a stylus to profile a step.
On the wafer, a uniform cut of 75f-Lm x 25f-Lm is placed on each layer to measure the step
height of the oxide or metal at any process step. The layout for the ellipsometry patterns
are shown below in Figure 3.9.
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Figure 3.9: Ellipsometry patterns
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3.4.5 Four-Point Probe Structures
The four-point probe structure is used to measure the sheet resistivity of a semiconductor
layer [6] [7]. The structure is shown below in Figures 3.10. The sheet resistivity is found
Figure 3.10: Four-point probe structure
by placing a constant current, I, between I+ and I-, and measuring the resulting voltage,
V = V+ - V-. The relationship between I and V for probes separated by a distance, T, is
(3.5)V= pI
27fT
For the case where all the probes are separated the same distance, d, the resistivity is given
[6]
by
(3.6)
Another use for the four-point probe structure is for measuring contact resistance. By
using any three of the four contact locations shown in Figure 3.10, the contact resistance can
be determined. The equivalent circuit is shown in Figure 3.11. To determine the contact
resistance, one can apply a constant current I, and measure R12 = V, /V2, R 23 = V2/Va,
and R13 = V, /Va. Looking at the equivalent circuit, note that:
R12 = 2Tc + RA (3.7)
R23 = 2Tc + RB (3.8)
R13 2Tc + RA + RB (3.9)
27
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Figure 3.11: Equivalent circuit diagram for measuring contact resistance
Therefore, the contact resistance is easily determined by manipulating these relations to
find that
1
T c = '2 (R12 + R23 - R13 ) (3.10)
It is useful when examining contact resistance to define it relative to an area, analogous
to resistivity. In this case, one needs to know the area of the contact region. Thus, the
normalized contact resistance is given by
(3.11)
3.4.6 Cross Bridge Structures
(3.13)
The cross bridge structure permits van der Pauw measurements [8] [9] to be performed to
extract sheet resistances and line widths for a layer [10] [11]. There are three different sized
structures for each layer on the masks. A typical structure is shown below in Figures 3.12.
To measure the sheet resistance of a given layer, one can apply a constant current, h2,
between I1 and 12, and measure the voltage V12 = V1 - V2. The sheet resistance, Rs is
given by
7f' V12
Rs = In(2) h2 (3.12)
The bottom of the structure allows extraction of line widths to check the photolithography
process. By applying a constant current, Ii2 between Ii and I:;', and measuring Vt2 =
Vt - V2*, the line width is found to be
W = R L Ii2
s 'V;*
12
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..
Figure 3.12: Cross bridge structure
where L is the length between the voltage probes Vt and V2*.
3.4.7 MOS Test Devices
In any set of test patterns, MOS devices are useful for measuring a wide variety of param-
eters. Physical parameters such as surface roughness (8s ), body effect (A), interface trap
density (Dit), etc. can be direc:tly measured or extracted from measured parameters. MOS
devices are also useful for electrically profiling the doping density of the bulk. The array
of nMOS devices are shown in Figure 3.13, and the pMOS/gated diodes are shown below
in Figure 3.14. Each device is individually accessible, preventing problems due to common
source, drain or gate terminals. On the far right of Figure 3.14, there are very large tran-
sistors which are intended to be used as gated diodes. By using a large gate, the gated
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diode structure is very useful for measuring reverse leakage currents, as well as to examine
surface effects. This is done by biasing the gate to either invert or accumulate the surface
of the silicon surrounding the junction. This fills any Si/Si02 interface traps, eliminating
their contribution to reverse leakage currents. By comparing. leakage measurements with
and without filled interface traps, leakage via surface traps can be determined.
50: I D
IIJI'J: I
Figure 3.13: nMOS Test Devices
3.4.8 Test Pattern Floorplan and Layout
As mentioned above, the five cells of the test pattern cell are evenly distributed across the
wafer. This will allow for many test devices across the wafer with which to take measure-
ments.
The floorplan of the test pattern cell is shown in Figure 3.15 along with the final layout
in Figure 3.16. The test patterns are not currently suitable for automatic testing because
the number of bonding pads is more than would fit on a probe card. Also, ~e~t patterns
30
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IDlJ:5D
Figure 3.14: pMOS and Gated Diode Test Structures
are usually individually probed for experiments. A general test pattern mask set is cur-
rently under development within the Microelectronics Lab which will offer a much more
comprehensive set of semiconductor devices on which experiments can be performed.
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nMOS Transistor Array pMOS Transistor Array/
Gated Diodes
Sheet Crossbridge
Resistance Structures
Resolution I Alignment Marks I Ellipsometry PatternsPatterns
Figure 3.15: Test pattern cell floor plan
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Figure 3.16: Layout of test pattern cell
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Experimental Setup
4.1 Introduction
The initial experiment to be performed on the diodes is a simple uniformity check of the
forward biased junction voltage under a constant current of lOJLA. This experiment requires
the use of only two instruments, the HP 4l45A semiconductor parameter analyzer, and the
Rucker & Kolis 681A automatic wafer prober. Both of these instruments are operated via
the IEEE-488 bus using a program written in C on a Sun Microsystems SparcStation. A
block diagram of the system is shown below in Figure 4.1.
-
Sun R&K 681A HP 4145
SparcStation D~* +IPC v CD10~A-
IEEE· 488 Bus
Figure 4.1: Data acquisition system diagram
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4.2 Hardware Configuration
The measurement system is composed of three electronic components: the prober, the
semiconductor parameter analyzer, and the computer itself. A photograph of the setup is
shown below in Figure 4.2. Each unit is equipped with an IEEE-488 bus interface with allows
them to communicate with each other using the computer to control the instruments. For
the control computer, the Sun SparcStation was chosen because is integrates a flexible data~
acquisition system with the powerful data-processing capabilities of the UNIX environment.
The Sun is a very popular UNIX system that is economically expandable via the built-in
SBus expansion slots. The IEEE-488 interface is manufactured by IOTech, Inc., and fits
into any available SBus slot on a Sun. This configuration is more desirable than a stand-
alone computer, or a custom setup because upgrades and maintenance of these systems
tend to be very expensive. This, combined with all the data post-processing capability of
UNIX provides an inexpensive, yet very capable computing system which will increase the
efficiency with with data is collected, analyzed, and presented in the lab.
Figure 4.2: Photograph of data acquisition system
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4.3 Wafer Step Program
4.3.1 Functional Description
The wafer step program allows one to step across a wafer, taking measurements at each die
location. By providing a user-defined means for defining how to step across the wafer, one
can configure the system for any kind of desired wafer measurement. The system is currently
based on the assumption that one desires to perform a single measurement multiple times
across a wafer. This assumption allows the wafer step program to be separated from the
actual measurement being performed. Therefore, the wafer step code can be re-used, with
the only inputs to the system being an input data file, an initialization routine, and a
measurement routine.
One might wish to alter the actual wafer step code to change the method of movement
across the wafer. For example, one might need to step across a wafer row horizontally
instead of vertically (as this program does) with respect to the prober. This really depends
on how the probe card is oriented. As shown in Figure 4.3, the rows of a wafer are usually
defined to be parallel to the wafer flat, and the columns are perpendicular to the flat. For
these experiments, th.e probe card came back from the manufacturer aligned perpendicular
to the front of the prober, and thus, the prober chuck must be moved vertically to step
across a wafer row.
4.3.2 Inputs
The input file to the wafer step program specifies the layout of the wafer, and where on
the wafer measurements are to be taken. The wafer description information completely
describes the dimensions and physical layout of the wafer. This information includes the
number of rows and columns, the die to die spacing in the x and y direction (relative to
the wafer), and a wafermap containing a two dimensional array of boolean data which tells
the system whether or not a measurement is to b~ performed at that die location. This
information is summarized in Table 4.3.2. Note that this information is independent of the
measurement being performed.
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/ Prober Chuck
Wafer
y
Front of Prober
Figure 4.3: Wafer movement relative to prober movement
IInput File Keyword IDescription IData Type IUnits I
wafer...rows Number of rows on the wafer integer
wafer_eols Number of columns on the wafer integer
y_die column die to die spacing integer mils
x_die row die to die spacing integer mils
wafermap [ ] [ ] map of measurement locations boolean
Table 4.1: Summary of wafer description information
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Since the output file names are derived from the input file name, there is no information
about the output required in the input file. However, were one to use another program
for post-processing, (like gnuplot, for example) information describing the plot title, font,
size, and scaling might be specified in the input file.
4.3.3 Outputs
On the Sun workstation, the public-domain program Xlmage is used to process the measured
data into a color (or greyscale) "schmoo" plot of the data. This system is a general-
purpose data imaging system which allows a wafer map to be rendered with color shading
corresponding to ranges of measurement data. For the Xlmage system, the raw data file
consists of a short header which describes the format and size of the raw data, and the data
itself. The wafer step program will calculate and write the appropriate data into the file,
making it suitable for conversion into a Hierarchical Data Format (HDF) graphic file, which
is the input file format to Xlmage. The conversion is performed by the program fp2hdf,
part of the Xlmage distribution.
Since the wafer step program saves the measured data, the data file can be generated by
calling a single routine which outputs the header file using the input information, and then
printing out the full grid of data. This allows flexibility in the choice of post-processing
programs, and also provides the ability to utilize better tools as they become available.
The output routine also prints a simple output file, an example of which is listed in the
Appendix. This file contains the name of the wafer being measured, along with the total
number of measurements, the die spacings, followed by some statistical information about
the raw data across the wafer, each row, and each column. All the output files have the
same filename prefix as the input file. This allows all the files about a particular wafer to
be grouped and acce~sed in an efficient manner.
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4.3.4 Data Flow
The wafer step program is broken down into easily maintainable modules by function. These
functional blocks and the dataflow between them are described in Figure 4.4. Note that
all data is passed to each program via the param record. This makes the chore of deciding
what data to pass where very simple by passing around a single pointer to all the data.
Thus, any routine added to the system has available to it all the input and measured data
to work with. This is also efficient because only one array of memory is allocated for the
entire program, allowing the system to be implemented on machines with limited memory
resources.
infile
move.c
init.c
parse.c
output.c datfile)
L outfileAll data flow is via the param record
variable defined in config. h
~--------j~ measure. c
wasp. c
Figure 4.4: Module decomposition and dataflow diagram
4.4 Technical Description
Each of the modules are contained in individual C programs, which allows for maintain-
ability and extensibility. Table 4.4 summarizes the various programs, and the functions in
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each. The full listings are contained in Appendix A.
FunctionsFile Name IDescription
"
wasp.c main control program maine)
parse.c input file parsing routines parse-input 0
skip_comments 0
stripO
read_wafermap 0
init.c initialization routines init_output 0
init-ieeeO
.. init _prober ()
initA1450
move.c prober movement routines move()
move_prober ()
measure.c measurejrrent routine measure 0
output.c data~ routine generate_output()
ieeeio.h IEEE-488 interface header file
sibtiioctl.h Low-level IEEE-488 interface
ieeeio.c IEEE-488 functions generate_output()
config.h global header file
Makefile make utility control'file
Table 4.2: Program summary
..
4.4.1 wasp. c
This program contains all the global data definitions, and the main control routine, mainO.
The parse-input 0 function is then called to gather the input parameters, which are de-
scribed by the data type param.xecord defined in config.h. In this way, all the wafer
information and measurement data is passed to all the functions by a single variable. This
makes parameter passing between functions very simple, because only the address pointing
to the beginning of the record in memory is actually passed, not the whole data structure.
After parsing the input file, the IEEE-488 bus and the instruments need to be initialized.
This is done by calling the various routines described below in init. c. Once these are done,
the program is ready to make measurements.
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To step across the wafer, the wafermap is traversed across columns from left to right,
and rows from top to bottom (assuming the wafer flat is referred to as the bottom of the
wafer). When a TRUE entry is found in the wafermap, measure () is called. The measurement
routine puts the prober down, tells the 4145 to take a voltage measurement, and reads the
data from the 4145. After the data has been retrieved, the probes are lifted off the wafer,
and the data is stored in the measurement data array ( *param) .data [row] [col]).
Once the measurements are complete, the generate_~utput0 routine is called, which
does any data post-processing on the measured data, and writes out any data files required.
In this case, the routine will write out a statistical summary,and a raw data file suitable
for conversion to HDF format as described above.
4.4.2 parse. c
The parsing routines are implemented in this program. The parse.i.nput 0 routine is first
called, opening either the input file on the command line, or standard input. If neither of
these can be opened for reading, the program will exit. Once opened, the routine reads in
lines one at a time, skipping any comment lines. At the wafermap entry in the input file,
the read_wafermapO routine is called, which parses the wafermap, filling in the boolean
array with TRUE or FALSE. After this is done, control is passed back to mainO.
4.4.3 init . c
This program contains all the initialization routines for the system. Each initialization rou-
tine is partitioned for easy maintenance. The init_ieee 0 is needed first before any com-
munications with the instruments can take place. After the bus is initialized, init-prober
is called to make sure the probes are off the wafer, and to set the home position of the
wafer.
There are a couple of choices for where to place the home location. One could choose
to define wafer location (0,0) as home, and require the user to start the prober from the
upper corner of the grid, far away from the wafer. Alignment to this mark would be very
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difficult. However, the simplest home location for the user is to start probing from the
uppermost left measurement location, as defined by the wafermap specification in the input
file. This leaves no ambiguity about where the prober should be started from. After parsing
the input file, the program scans the wafermap for the home location, setting the variables
home-row and home_col to this position. With this information, the prober can be then
moved in absolute coordinates (relative to the home location), eliminating the cumulative
.
error associated with indexed movement (relative to the current location).
The initA1450 routine is called next to set up the 4145 for the desired measurement.
It was chosen to operate the 4145 in system mode to provide maximum flexibility in oper-
ating parameters (user mode offers a simpler, less comprehensive measurement capability).
This allows anyone wanting to perform other experiments to simply modify the existing
4145 commands. U~on completion of these routines, control is passed back to mainO.
4.4.4 move. C
When a wafer measurement is to be taken, move 0 is called to position the prober at the next
measurement location on the wafer. This is accomplished by traversing the wafermap from
the current location, stopping at the next position~to be measured. Then move_prober 0 is
called with the wafer coordinates to move to. move_proberO converts the wafer coordinates
to prober coordinates relative to the home position, and outputs the IEEE-488 commands
to move the prober.
To change the motion of the prober relative to the wafer, one simply changes the move ()
function to alter how the wafermap is traversed. The move_prober routine only needs to
be altered if a different automatic prober is going to be used for the measurement system,
since this function contains the prober-specific commands.
4.4.5 output. c
This program defines the post-processing and output capabilities of the system. The
generate_output function takes the stored wafer measurements, and does any necessary
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post-processing on the measurements before outputting the raw data file and the statistical
data file.
4.5 System Use
Preparing the system for a measurement consists of three steps: creating an input file
specific to each wafer, developing the initialization routine to set up the instruments, and
the measurement routine itself. Typically, one would store a particular measurement run in
a directory, with a customized wafer step program, and all the input/output files for each
wafer.
Before running the system, make sure all the equipment is connected properly. The
IEEE-488 bus needs to be connected, as well as the signal lines from the 4145 to the prober.
Once the equipment is connected, log into the Sun in which the IEEE-488 interface resides.
At this time, this is the Sun IPC in the lab, with the hostname spiff. sf c . lehigh . edu.
Once logged in, move to the directory in which the program for a given run is kept.
It is assumed that the system is to be used with a regular file naming convention to
simplify how data is stored. In a given measurement directory,. input files should be named
with the run id of the lot, followed by the wafer number being measured. Therefore, for a
measurement on wafer D1 of run L8C101, an input file would be named lsciOLd1. w, with
the .w extension signifying a wafer data file. The wafer step program wasp is then run by
entering:
wasp lsci01.w
The system will run, taking data across the wafer according to the wafermap, and generate
the output file, lsci01. dat. The raw data is then converted into HDF format with the
following command:
fp2hdf lsci01.dat -0 lsci01.hdf -raster -e~pand 900 900
to generate a 900 x 900 pixel wafermap graphic image. When output to a 300dpi printer,
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this would be a 3x3 inch plot. The raw data file might need some parameters fine-tuned
to get the desired data resolution by altering the min and max values in the data file, or
by providing a different mean to scale the around. Changing the mean to scale by is done
by specifying the -m option to fp2hdf. After generating the HDF file, Xlmage is run to
generate the "schmoo" plot by typing:
Xlmage
and reading in the .hdf file. From here, the Xlmage software can be used to modify the
colormap of the display to change the shading desired on the wafermap. Once satisfied with
the image, the window is dumped to a raster image file using xwd, and printed with xpr,
both of which are standard X windows programs.
4.6 Portability
Portability is an important consideration in designing a data acquisition system. Previous
measurement systems in the lab were either custom designed, or proprietary computers
developed by an instrument maker to control their instruments. An effort was made to
separate the the machine specific IEEE-488 commands from the generic C language files so
that on a different machine, only a couple of routines need to be rewritten. This allows this
system to be easily ported to any computer system that has a C compiler and an IEEE-488
bus interface. In addition, the use of standard C programs lets the system be extended to
eventually provide total automation, and archival of all the electrical measurements taken
in the lab.
The only other major problem in porting the system is that imaging, and graphics
capabilities differ from machine to machine. For example, although the Xlmage image
processing system works with any X windows workstation, a typical personal computer
might need a different raw data output format to suit the needs of a different program to
display the data (like Lotus 1-2-3, or Harvard Graphics). This also is a simple matter, only
requiring modifying the single output routine.
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~easurenaent Itesults
5.1 Overview
The experiments to be performed on the temperature sensors are very simple, yet they give
a large amount of information about the variability of various parameters across a wafer.
There are two types of experiments to be performed. The first experiments utilize the test
patterns on each wafer to examine the implantation process and contact quality. The second
set of experiments will utilize the data acquisition system presented in the previous chapter
to measure the forward-bias and-reverse-breakdown voltages on the wafer. .
5.2 Device Fabrication
The starting material for the devices was p:'-type silicon, with a resistivity of 2 to 30hm· em,
and a background doping density of about 1Q15cm-3. The full fabrication sequence is listed
in the Appendix. Intrinsic gettering was used on the wafers to provide a sink for impurities
away from the device regions. After this step, a field oxide oxide was grown, and the
AD mask was used to open the active device regions. The wafers were then sent out and
implanted with boron. Once back, the p+ implant is activated and driven into the bulk
with a high temperature anneal. The NN mask was then used to define the region for the
n+ implant. The same implantfactivationfdrive-in step was then performed on the n+
implant (using phosphorus), knowing that boron diffuses more readily than phosphorus in
silicon, preventing the possibility of shorting out the junctions. The contact windows were
then opened, and sputtered with AlfSi to form the contacts. Of the 17 wafers fabricated,
two were selected for measurements. The material parameters are summarized below in
Table 5.2.
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IWafer IParameter Value I
2,6 p-type silicon 2 - 30hm . em, Boron, N A = 1010em -il
2 p-implant boron, 1E13, lOOKeV
n-implant phosphorus, 5E15, lOOKeV
6 p-implant boron, 5E13, 100KeV
n-implant phosphorus, 5E15, lOOKeV
Table 5.1: Summary of wafer fabrication parameters
5.3 Test Pattern Measurements
5.3.1 Sheet Resistance
The crossbridge structure was used to measure sheet resistance of the implanted layers.
A typical structure is shown below in Figure 5.1. Only the n-Iayer sheet resistance mea-
Figure 5.1: Photograph of crossbridge structure
surements are presented because the p-Iayer structure was not placed in an n-well. The
test pattern set under development will contain many more of these types of structures for
maximum flexibility.
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The experiment was performed by passing a constant 10mA current between the top
two bonding pads on the left, and the voltage between the top two bonding pads on the
right was measured. As described in Chapter 3, the sheet resistance is given by
7f V12
Rs = In(2) (h2) (5.1)
for the crossbridge structure. Table 5.3.1 lists the measured data for the n+ implanted
layer. The data is listed by wafer number and position on the wafer (north, south, east,
west, and center with respect to the wafer flat). This data indicates that the implantation
process was relatively uniform across the two wafers, with an average sheet resistance of
only 13.463 Oh~lS •
5.3.2 Resistivity
To measure the sheet resistivity of an implanted layer, the four-point probe structure is
used. A typical structure is shown below in Figure 5.2. A constant current of 5mA was
appIied to each end of the structure, measuring the voltage between the two middle bonding
pads. The data is summarized below in Figure 5.3.2. The resistivity is given by
V
p == 27fd(I) (5.2)
where d = 160j.lm.
5.3.3 Contact Resistance
The contact resistance ~as also measured using the four-point probe structure. A ohm-
meter was used to measure the resistances between the three probes to determine R12,
R23, and R13 as described in Chapter 3. This experiment permits both n+ and p+ four-
point probe structures to be examined. This data clearly indicates problems contacting
the semiconductor surface. This can be a frustrating problem because one must balance
the need to achieve good contact with the real possibility of shorting out the junction via
metal spiking. An inital post-metallization anneal (PMA) of 30 minutes at 425°C was done
before examining these wafer!;>. The data indicates a higher temperature should be tried,
and further experiments will determine the most appropriate PMA time and temperature
for these structures.
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IWafer IPosition IStructure (J.Lm) Ih2(A) I V12(V) IRs o~m I
2 N 200 x 20 0.010 0.030 13.597
N 200 x 10 0.010 0.030 13.597
N 200 x 05 0.010 0.029 13.144
E 200 x 20 0.010 0.028 12.691
E 200 x 10 0.010 0.029 13.144
E 200 x 05 0.010 0.029 13.144
W 200 x 20 0.010 0.027 12.237
W 200 x 10 0.010 0.027 12.237
W 200 x 05 0.010 0.029 13.144
C 200 x 20 0.010 0.027 12.237
C 200 x 10 0.010 0.027 12.237
C 200 x 05 0.010 0.028 12.691
6 N 200 x 20 0.010 0.030 13.597
N 200 x 10 0.010 0.029 13.144
N 200 x 05 0.010 0.032 14.504
S 200 x 20 0.010 0.029 13.144
S 200 x 10 0.010 0.030 13.597
S 200 x 05 0.010 0.057 25.835
E 200 x 20 0.010 0.028 12.691
E 200 x 10 0.010 0.028 12.691
E 200 x 05 0.010 0.028 12.691
W 200 x 20 O.OlO 0.029 13.144
W 200 x 10 0.010 0.028 12.691
W 200 x 05 0.010 0.028 12.691
C 200 x 20 0.010 0.028 12.691
C 200 x 10 0.010 0.029 13.144
C 200 x 05 0.010 0.029 13.144
Average 13.463
Table 5.2: Sheet resistance data for n+ implant. On wafer 2, the test patterns in the south
location were damaged.
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Figure 5.2: Photograph of four-point probe structure
IWafer IPosition I I(A) I V(V) Ip(ohm· em) I
2 N 0.005 0.363 7.30
E 0.005 0.342 7.04
W 0.005 0.346 6.96
C 0.005 0.349 7.02
6 N 0.005 0.360 7.24
S 0.005 0.356 7.16
E 0.005 0.345 6.94
W 0.005 0.939 7.02
C 0.005 0.347 6.98
Average 7.073
Table 5.3: Resistivity data for n+ implant. On wafer 2, the test patterns in the south
location were damaged.
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IWafer IType IPosition IR12(ohms) IR23(ohms) IR13(ohms) Irc(ohms) I
2 P+ N 688 683 711 330
E 700 694 726 334
W 712 717 737 346
C 708 705 732 341
N+ N 747 736 744 370
E 122 117 168 36
W 243 141 292 46
C 170 153 208 58
6 P+ N 532 523 561 247
S 569 580 611 269
E 527 517 556 244
W 554 545 581 259
C 534 525 562 249
N+ N 1332 1243 1488 544
E 131 126 178 40
W 265 267 300 116
C 300 294 374 110
Average 227
Table 5.4: Contact resistance data. On wafer 2, the test patterns in the south location were
damaged.
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5.4 Wafer Measurements
The wafer measurements determines the quality of the fabrication process by profiling the
variability of implantation, contacting, and etching processes. As a baseline check, the
forward bias, and reverse breakdown voltages were measured.
5.4.1 Forward-Biased Voltage
The solid-state temperature sensor is usually operated under a constant forward current.
Therefore, a simple check of forward bias is a convenient measurement to examine unifor-
mity. For this experiment, the 4145 was configured to apply a constant current of lOJLA,
and measure the voltage across the junction. The summary file in the Appendix lists infor-
mation about the statistical breakdown of the data. The results of the wafer measurement
are shown below in Figure 5.3 and 5.4 for the two wafers measured. Please note that this
Figure 5.3: Wafermap of forward voltage for wafer 2
image is not meant to act as a graph. It is intended to provide the user with a qualitative
idea as to the variability of the data taken. For this case, each shade of grey represents about
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Figure 5.4: Wafermap of forward voltage for wafer 6
a 2mV variation in forward biases voltage. For more quantitative data, one should look at
the raw data file, or the statistical summary file which contains data on the variability of
the wafer, as well as that across each row and column.
One can note that for these two wafers, the uniformity across the wafer is rather varied.
Considering that this is an initial run with no background on which to make comparisons,
this data is rather good.
5.4.2 Reverse-Breakdown Voltage
The breakdown voltage for these devices is expected to be rather low (in the 9V - 13V
range) because of the extremely high doping levels present. The 4145 was set up to attempt
to force breakdown by forcing lOttA through a reverse-biased junction. The result of this
measurement is that the junction will breakdown, or will reach the compliance voltage of the
4145 (set to 40V to prevent damage to the device from excessive power dissipation). Figures
5.5 and 5.6 describe the data uniformity across the wafers. As with the forward voltage
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Figure 5.5: Wafermap of breakdDwn voltage for wafer 2
Figure 5.6: Wafermap of breakdown voltage for wafer 6
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voltage measurements, this is meant to be used as a qualitative measure of uniformity. For
these measurements, the breakdown voltages were different for each wafer because of the
different p+ implant for each wafer. As indicated in the output files in the Appendix, the
average breakdown voltage over 990 measurements was 9.92V for wafer 2, and 21.9V for
wafer 6. This result seems to be incorrect, because the more highly doped devices should
have lower breakdown voltages, not lower. A possible explanation is that the implantations
were not performed as specified. Note that this data includes short circuits, and other
non-idealities in the measurement process which could adversely affect the data. It is up
to the user to post-process the data in such a way as to minimize these effects.
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Conclusions
A system for automatically measuring entire wafers has been designed and implemented
using test devices fabricated at the Microelectronics Laboratory. The results of the mea-
surements indicate relatively good uniformity across the wafer, providing a measure on
which to base future runs through the fabrication lab. The wafer measurement system will
be used for other applications currently done manually developed in the lab, such as device
stressing, non-volatile retention characteristics, and further studies into the manufacturing
science of solid-state pressure transdur;ers.
The measurements also expose the steps which affect uniformity. The most influential
fabrication step for this r~was the sputtering process. Problems with the sputtering system
were exacerbated with the subsequent photo step and PMA. Without good ohmic contacts,
no other parameters can be examined for uniformity. However, even with aluminum of
varied quality, the wafers yielded many, many devices for subsequent testing.
6.1 Further Work
The greatest weakness of this, or any other wafer measurement system is the graphical out-
put. The Xlmage system is a first step towards providing a high-quality graphics interface
to the measured data. Support for printing out the data ranges on the side of the graph
would also be very helpful in quantifying the image data.
Another extension to the system would be multiple measurements per die location. This
would require overhauling the system since it is based on a single-die, single-measurement
philosophy, but it would only save measurement time in the long-run to be able to perform
multiple measurements on a die before stepping to the next location.
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Finally, the introductory theory reviewed earlier must be expanded on to further un-
derstand the dominant mechanisms of carrier conduction below the freeze-out range. This
will permit an explanation of what causes the temperature sensitivity of a forward biased
junction to change so abruptly at low temperature.
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Appendi~ A
Automated Wafer Probe System
A.1 config.h
1*
config.h: this is the main header file for the auto stepping system. all the
functions are declared here so they are available to
a given program. it is included at the top of each C program file.
*1
1* global defines *1
#define TRUE 1
#define FALSE 0
#define LINE_LEN 80
#define MAX_ROWS 255
#define HAX_COLS 255
1* global type definitions *1
struct param_record {
char *fname_prefix; 1* file name prefix (input file name before the .y) *1
FILE *Y_filej 1* input file (.y extension) *1
FILE *dat_file; 1* data file (.dat extension) *1
'FILE *out_filej /* output file (.out extension) */
int roys; 1* number of roys (integer) *1
int cols; 1* number of columns (integer) *1
int xdie; 1* x die-die spacing (mils) */
int ydie; 1* y die-die spacing (mils) *1
int home_roy; 1* location of top roy of Yafer *1
int home_col; 1* location of leftmost column of yafer *1
char Yafermap[HA1CROWS] [MAX-COLS] j 1* binary Yafermap (1=measure. O=don't) *1
double data[HAX_ROWS] [MAX_COLS] ; 1* measured yafer data */
int total_measurements; 1* total number of measurements taken *1
}j
strtict yafer_stat_record {
int samples j
double mean;
double variance;
double std_dev;
double min;
double max;
};
1* function declarations *1
void parse_input()j
void init_ieee()j
void init_prober()j
void init_4145();
void init_output()j
int moveO;
void measure 0 ;
1* record definition for measurement statistics.*1
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void generate_output();
1* subfunction declarations *1
void read_~afermap();
char *skip_comments();
char *strip0 ;
void move_prober();
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A.2wasp.c
1*
vasp.c: this program will step across a wafer and gather data with a single
user-defined measurement routine.
I*---includes---*I
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <ctype.h>
#include "config.h"
#include "ieeeio.h"
int main(argc,argv)
int argc;
char *argvD;
{
struct param_record *param;
int i;
int eow=FALSE;
int doc; .
int yloc;
1* index var *1
1* boolean var for end of wafer condition *1
1* home col *1
1* home row *1
1* allocate memory for the param list so we can store the input file name *1
param = (struct param_record *) malloc(sizeof(struct param_record»;
,%s ' \n" , argv [1] ) ;
#ifdef DEBUG
fprintf(stderr, "wasp .c/main: argc = %d\n" ,argc);
for (i=O;i < argc;i++) {
fprintf(stderr,"wasp.c/main: argv[%d] = '%s'\n" ,i,argv[i]);
}
#endif
if (argc > 1) {
(*param). v_file = fopen(argv [1], "r");
if «*param).w_file == NULL) {
fprintf(stderr,"wasp.c/main: error opening
exit(!) ;
}
else {
(*param).fname_prefix = (char *) malloc(strlen(argv[l]»);
(*param) .fname_prefix = strtok(argv[l] , ". ");
#ifdef DEBUG
fprintf(stderr ,"wasp.c: file name prefix is: %s\n", (*param) .fname_prefix) ;
#endif
}
}
else {
#ifdef DEBUG
fprintf (stderr, "vasp .c/main: opening stdin for input\n") ;
#endif
(*param).w_file = stdin;
}
parse_input(param); /* read in the input file */
if (fclose«*param).v_file) == EOF) {
fprintf(stderr ,"wasp.c: error closing input file, exiting\n");
exit(l);
}
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1* need to find (*param).home_row. (*param).home_col *1
1* by looking for first 1 im measurement· array *1
(*param).home_row =0;
(*param).home_col = OJ
while «(*param).vafermap[(*param).home_row] [(*param).home_col] == FALSE) && (eow
if «*param).home_col < (*param).cols) {
(*param).home_col++;
}
, else
if «*param).home_row == «*param) .rows-l»
eow == TRUE;
else {
(*param).home_col =0;
(*param).home_row++;
}
}
FALSE» {
#ifdef DEBUG
fprintf (stderr. "wasp. c/main: first measurement location is at (row, col)
(*param).home_row.(*param).home_col);
#endif
if (eow) { 1* never hit any 1'5 above in the wafermap *1
fprintf(stderr. "main: empty wafer map ... exiting\n") ;
exit(!) ;
}
(%d,%d)\n",
yloc = (*param).home_row;
xloc = (*param).home_colj
(*param).total_measurements =OJ 1* start with zero measurments taken *1
1* the input file has been parsed, the home location set, and the output file
opened for writing. Now we can go take some measurements *1
init-ieee 0 ;
init_proberO;
initA1450 ;
1* initialize the ieee-488 bus *1
1* initialize the prober *1
1* initialize the 4145 *1
while (leow) { 1* if not at the end of the wafer, take a measurement *1
if (leow)
measure(param.&yloc,&xloc)j
eow =move(&eow,param,&yloc,&xloc);
}
generate_output(param)j
if (fclose«*param) .dat_file) == EOF) {
fprintf(stderr,"wasp.c: error closing data file, exiting\n");
exit(l);
}
if (fclose«*param).out_file) == EOF) {
fprintf(stderr,"wasp.c: error closing output file, exiting\n")j
exit(l);
}
#ifdef DEBUG
fprintf (stderr, "wasp. c: program terminated normally\n") j
#endif
return(O); 1* if we get to here, all done *1
}
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A.3 parse.c
parse.c: this program viII step across a vafer and gather data vith a single
user-defined measurement routine.
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <ctype.h>
#include "config.h"
parse_input: this routine reads the vafer/output information
described in struct param_record in config.h. The input file _must_ be
in a fixed order, vith any line beginning vith a # being a
comment. The data describing the vafermap must be consistent vith the
rovs and cols statement descriptions.
void parse_input(param)
struct param_record *param;
{
char *iline;
char *token;
char *token_value:
1* input string *1
1* statement *1
1* value of the statement *1
iline ~ (char *) malloc(LINE_LEN+l);
1* to make things simple, fix the order of the input *1
iline =skip_comments«*param).v_file,iline);
token = strtok(iline," II);
token value = strtok(NULL 11.11).(*par~).rovs =atoi(toke~_~al~e);
iline = skip_comments«*param).v_file,iline);
token = strtok(iline," II):
token value =strtok(NULL II. II) .(*par~).cols = atoi(toke~_~al~e);
iline =skip_comments«*param).v_file,iline);
token = strtok(iline," II);
token value = strtok(NULL 11.11).(*par~).xdie = atoi(toke~_~al~e);
token = strtok(iline," II);
token value =strtok(NULL II. II) .(*par~).ydie = atoi(toke~_~a1~e):
}
read_vafermap(param) ;
free(iline);
1* read the vafer map into memory, *1
1* give back the memory to the system *1
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skip_comments: skip any comment lines, and return the next good line in the input file.
this routine is called by parse_input.
char *skip_comments(ifile,iline)
FILE *ifile;
char *iline;
{
do {
if (fgets(iline,(LINE_LEN-2),ifile) == NULL) { /* we're out of business */
fprintf(stderr,"parse_input: EOF reached or input file error, exiting\n");
exit(1) ;
}
} while (iline[O] == '#'):
return (iline);
}
strip: this routine strips out leading spaces in a string. This is required to the
limitations imposed by using strtok, but it's really no big deal.
char *strip(token_value)
char *token_valuej
{
while (*token_value == , ')
token_value++;
return(token_value):
}
/*
read_wafermap: due to complications from dynamically allocating and
manipulating a 2-d linked list, a fixed size array of MAX_ROWS and
MAX_COLS is defined in config.h, and is the largest array that could
ever be used. Only the number of rows and columns defined in the
input file are actually used.
void read_wafermap(param)
struct param_record *param;
{
int i,j:
int inchar:
char *iline;
iline =malloc(LINE_LEN):
iline =skip_comments«*param).w_file,iline)j
/* got a whole line of O's and 1's */
for(i =0; i < (*param).rows; i++) {
for(j =0; j < (*param).cols; j++) {
/* the (*param).w_file pointer will be pointing to the first char of the first
wafermap line */
(*param).wafermap[i][j] = OJ
if (iline[j] == '0')
(*param).wafermap[i][j] = FALSE:
else
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if (iline[j] == '1')
(*}aram).Vafermap[i][j] =TRUE;
if «fgets(iline,(LINE_LEN-2),(*param).v_file) == NULL) && (i == (*param).rovs-1) {
1* no more vafermap ... vhen there should be *1
fprintf (stderr ,"read_vafermap: EOF reached or input file error, eXiting\n");
exit(1) ;
}
}
}
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A.4 init.c
1*
init.c: this file contains initialization routines for the various
components of the system
*1
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <ctype.h>
#include "config.h"
#include "ieeeio.h"
char response[LINE_LENJ; 1* var for reading in data off the ieee-488 bus.
o it needs to be global because any init function
that interacts vith the bus vill need it. *1
1*
init_output: this routine vill open and create output files. output files are
named vith the prefix of the input filename, but vith .dat extension for the
data file, and .out extension for the output file.
*1
void init_output(param)
struct param_record *param;
{
int i,j;
if «*param).v_file == stdin) { 1* if no file name entered, read from stdin,
vrite data to stdout, and output to stderr *1
}
else {
1* open the output file name given (assume it's of the form: filename.out) *1
out_filename = (char *) malloc(strlen«*param).fname_prefix)+strlen(". out"));
out_filename = strcpy(out_filename,(*param).fname_prefix);
out_filename = strcat(out_filename,". out");
#ifdef DEBUG
fprintf(stderr,"init_output:
#endif
(*param).dat_file = stdout;
(*param).out_file =stderr;
stdout and stderr opened for vriting\n");
if «(*param).out3ile = fopen(out_filename,"v"')) == NULL) {/* problems. nothing but problems *1
fprintf(stderr,"init_output: error opening output file %s, exiting\n",out_filename);
exit(1) ;
}
#ifdef DEBUG
fprintf (stderr, II init_output : %s opened for vriting\n" ,out_filename);
#endif
1* open the data file name given (assume it's of the form: filename,out) *1
dat_filename = (char *) malloc(strlen( (*param). fname_prefix)+strlen(".dat")) ;
dat_filename =strcpy(dat_filename,(*param).fname_prefix);
dat3ilename = strcat(dat3ilename,".dat");
if «(*param).dat_file = fopen(dat_filename,"v")) == NULL) { 1* problems. nothing but problems *1
fprintf (stderr, II init_output: error opening data file %s, eXiting\n" ,dat_filename) ;
exit (1) ;
}
#ifdef DEBUG
fprintf (stderr," init_output: %s opened for vriting\n" ,dat3ilename) ;
#endif
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}
1* initialize the data array before taking any measurments *1
for (i =0; i ( MAX_ROWS; i++)
for (j =0; j ( MAX_COLS; j++)
(*param) .data[i] [j] = 0.0;
1* let's grite some information into the output file describing the measurement run *1
fprintf «*param). out_file, "\nWafer Step Program\n") ;
if «*param).g_file != stdin)
fprintf«*param) .out_file, "Input file name:
else
fprintf«*param) . out_file , "Input file name:
if «*param).dat_file != stdout)
fprintf «*param) . out_file, "Output file name:
else
fprintf «*param) .out_file, "Output file name:
'los. g\n", (*param) . fname_prefix) ;
stdin\n")j
'l.s\n\n" ,dat_filename);
stdout\n\n")j
"Rog die-to-die spacing: 'lo5d mils\n", (*param) .ydie);
"Col die-to-die spacing: 'l.5d mils\n\n", (*param) .xdie);
}
fprintf«*param).out_file,
fprintf«*param).out_file,
fprintf«*param).out_file,
fprintf«*param).out_file,
"Total number of rogs:
"Total number of cols:
'lod\n", (*param) .rogs) j
'lod\n\n",(*param).cols);
1*
init_ieee: this routine initializes the iotech sb488 card, and prints out
any messages from it.
void init_ieee()
{
1* initialize the ieee-488 bus *1
if (ieeeinit() == -1) {
fprintf (stderr, "init_ieee: cannot initialize the ieee-488 bus, exiting\n") ;
exit(1) ;
}
#ifdef DEBUG
ieeegt("hello\n")j
ieeerd(response)j
fprintfCstderr, "'l.s\n",response) j
#endif
ieeegt("RESET\n");
}
1*
init_prober: this routine sets the home location of the prober. The home location is
defined to be the location of the first measurement on the gafer.
void init_prober()
{
ieeegt(lIoutput 0707 #2jSA\n") j
ieeegt(lIoutput 0707 #2;SH\n"); 1* set the home location *1
#ifdef DEBUG
fprintf (stderr. "init_prober: home position set, alternate mode\n") ;
#endif
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ieeellt("output 0707 #1;U\n"); 1* make sure the probe is up before moving around! *1
#ifdef DEBUG
fprintf(stderr,"init_prober: probe raised\n");
#endif
}
1*
init_4145: this routine sets up the 4145 to make the voltage measurement for the diodes.
It uses system mode of control, and assumes the constant current passes FROM
SMU1 through the device in the forllard direction, into SMU2.
void init_4145()
{
#ifdef DEBUG
fprintf(stderr,"init_4145: initializing instrument\n");
#endif
ieeellt("output 1707;DC1\r\n")j
ieeellt("output 1707;IT1 CA1 DRO BC\r\n");
ieeellt("output 1707 JDE CHi, 'Vi' ,'11' ,2,3jCH2, 'V2' " 12' ,1,3j CH3;CH4jVS1 ;VS2 jVM1 ;VM2\r\n");
ieeellt("output 1707;SS IC1,10E-6,10jVC2,0,100e-6\r\n");
ieeevt(lIoutput 1707;SM DM2,LI 'Vi' jWT O;NR 1\r\n") j
}
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A.5 move.c
FALSE))j
1*
move.c: this routine deals with the moving of the auto-prober
*1
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include "config.h" 1* global definitions *1
#include "ieeeio.h" 1* ieee-4BB routines *1
1*
move: this routine traverses the wafermap array, calling move_prober when
the next measurement location is found.
int move(eow,param,row,col)
int *eow;
struct param_record *param;
int *row;
int *colj
{
do { 1* we need to move to the next location, wherever that might be *1
if «*col) == «(*param).cols)-l)) 1* we're at the end of the row *1
if «*row) «(*param).rows)-l)) 1* we're at the end of the wafer *1
(*eow) =TRUE;
else { 1* not at bottom, so go to a new line *1
(*col) =0;
(*row)++;
}
else { 1* go right *1
(*col)++j
}
} while «(*param).wafermap[(*row)] [(*col)] == FALSE) && «*eow)
fprintf (stderr, "move: calling move_prober\n") j
if «*eow) == FALSE) {
move_prober(param,row,col); 1* move the prober to the next location *1
return(FALSE);
}
else {
1* move the prober home since we're done *1
move_prober(param,&«*param).home_row),&«*param).home_col));
return(TRUE);
}
}
1*
move_prober: this routine will move to the next location to be measured (at row,col)
*1
void move_prober(param,row,col)
struct param_record *param;
int *row;
int *col;
{
char outstring[LlNE_LEN];
unsigned char xlo,xhi,ylo,yhi:;- 1* the bytes to be sent *1
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the distances to move the prober chuck by are defined as:
x-direction: (*row - (*param).home_row) * (*param).ydie;
y-direction: (*col - (*param).home_col) * (*param).xdie;
xhi = «(*row) - (*param).home_row) * (*param).ydie) 1 256;
xlo = «(*row) - (*param).home_row) * (*param),ydie) Yo 256;
if «*param).home_col <= (*col» {
yhi = «(*col) - (*param).home_col) * (*param).xdie) 1256;
yl0 = «(*col) - (*param).home_col) * (*param).xdie) Yo 256;
}
else {
yhi = (65536 - «(*param).home_col - (*col») * (*param).xdie) 1 256;
yl0 = (65536 - «(*param).home_col - (*col») * (*param).xdie) Yo 256;
}
#ifdef DEBUG
fprintf(stderr,"move_prober: moving to (Yod, Yod) x = You You, y = You You\n" ,
(*row) ,(*col) ,xhi,xlo,yhi,ylo);
#endif
1* why this needs to be sent in _exactly_ this way, I don't know *1
sprintf(outstring, "output 0707#5; MYocYocYocYoc" ,xhi, xlo,yhi, ylo) ;
_ieeewt(outstring,19);
}
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A.6 measure.c
measure.c: this is the user-defined measurement routine.
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include "config.h"
#include "ieeeio.h"
void measure(param,yloc,xloc)
struct param_record *param;
int *yloc;
int *xloc:
{
char raw_data[LINE_LEN];
char *token;
int stat; 1* two bytes for 4145 status *1
ieeewt("output 0707 #l;D\n"); 1* drop the prober down to the wafer *1
ieeewt("output 1707:MD ME1\r\n"); 1* take the actual reading *1
ieeewt("output 0707 #l;U\n"): 1* raise the prober off the wafer *1
1* need to poll the 4145 and wait until it's ready to give data *1
do {
ieeewt("spoll 1707\r\n");
ieeescnf("%d",&:stat) ;
#ifdef DEBUG
fprintf (stderr, "measure: 4145 status is %x\n", stat) ;
#endif
} while «stat &: Ox01) == OxOO); 1* wait until bit 1 is set. *1
1* this means data is ready to be sent. *1
1* ok. it's done, so tell 4145 send it back *1
ieeewt("output 1707;DO 'V1'\r\n");
ieeewt("enter 1707\r\n"); 1* read it in *1
ieeerd(raw_data);
1* the raw data has a letter prefixing the raw data. skip this by using
strtok to skip this first 'token' *1
token =strtok(raw_data,"NC"); 1* go to first space, or N or D *1
1* remember, it's stored in memory as yloc,xloc =row,col *1
(*param) .data [*yloc] [*xloc] = atof (token) ;
#ifdef DEBUG
fprintf (stderr, "measure: raw data is 1.s \n" ,raw_data) ;
fprintf(stderr,"measure: token is %s\n",token);
fprintf(stderr ,"measure: data at (%d, %d) is %e\n" ,*yloc,*xloc, (*param) .data [*yloc] [*xloc]) ;
#endif
(*param),total_measurements++;
}
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A.7 output.c
/*
output.c: contains generate_output routine to chomp and spit out the
data. This is customized for the Xlmage system.
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <math.h>
#include "config .h" /* global definitions */
/*
generate_output: this routine needs to output tvo types of
information. First, there's some summary information
to send to the output file (out_file). Next, is the rav
data file for Xlmage (dat_file).
*/
void generate_output(param)
struct param_record *param;
{
int i,j;
struct vafer_stat_record vafer_stat;
struct vafer_stat_record rov_stat[MAX_ROWS];
struct vafer_stat_record col-stat [MAX_COLS] ;
double total;
int num_meas;
/* first, generate the rav output file. To do this, ve need to find
max and min data */
fprintf( (*param) .dat_file , ITEXT\n");
fprintf«*param) .dat3ile,"1 Y.d 'lod\n", (*param) .rovs, (*param) .cols);
vafer_stat.max =0.0;
for(i =O;i < (*param).rovs; i++)
for(j =O;j < (*param).cols; j++)
if «*param) .data[i] [jJ > vafer_stat .max)
vafer_stat.max = (*param) .data[i] [j] ;
/* find max */
vafer_stat.min =vafer_stat.max; /* top level to come down from */
for(i =O;i < (*param) .rovs; i++) /* find min */
for(j =O;j < (*param).cols; j++)
if «(*param) .data[i] [j] < vafer_stat.min) flfl «*param) .data[i] [j] != 0.0»
vafer_stat.min = (*param) .data[i] [j];
for(i = O;i < (*param).rovs; i++)
fprintf( (*param). dat3ile, "'lof ", (float) i);
fprintf( (*param). dat3ile, "\n");
for(i =O;i < (*param).cols; i++)
fprintf «*param). dat3ile ,"'/,f ", (float) i);
fprintf «*param). dat_file,"\n");
for(i =O;i < (*p~am).rovs; i++) {
for(j = O;j < (*param).cols; j++)
fprintf«*param) .dat_file,"Y.e ", (*param) .data[i] [j]);
fprintf( (*param) .dat3ile ,"\n");
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}
fprintf « *param) .dat3He, "\n") ;
/* time to generate some statistics. to do this, we need to do some math on
the data. this will be done for the wafer, and for each row and column of the wafer.
Once these are done, they will be output to the output file (out_file). */
/* generate wafer statistics */
wafer_stat. samples = (*param). total_measurements;
total = 0.0;
for(i=O;i«*param).rows;i++)
for(j=O;j«*param).cols;j++)
if « *param) .wafermap[i] [j] == TRUE)
total += (*param) .data[i] [j] ;
wafer_stat.mean = total/«double) wafer_stat.samples);
wafer_stat. variance = 0.0;
for(i=Oii«*param).rows;i++)
for(j=O;j«*param).colsij++)
if «*param) .wafermap[i] [j] == TRUE)
wafer_stat. variance += «(*param).data[i][j] - wafer_stat.mean) *
«*param) .data[i] [j] - wafer_stat.mean» i
wafer_stat.variance = wafer_stat.variance / «(double) wafer_stat.samples) - 1.0);
wafer_stat.std_dev = sqrt(wafer_stat.variance);
/* that's it for wafer data. now, do the rows */
for(i=O;i«*param).rows;i++) {
total = 0.0;
row_stat[i] .samples = 0;
/* set max and min to the min and max of the wafer, respectively. this way,
they'll get set to the correct values for the row */
row_stat[i] .max = wafer_stat.mini
row_stat[i] .min = wafer_stat.max;
for(j=O;j«*param).cols;j++)
if «*param).wafermap[i][j] == TRUE) {
row_stat [i] . samples++;
total += (*param) .data[i] [j] ;
if «*param) .data[i] [j] >= row_stat [i] .max)
row_stat[i] .max = (*param) .data[i] [j];
if «*param). data[i] [j] <= row_stat [i] .min)
row_stat [i] .min = (*param) .data[i] [j] ;
}
if (row_stat[i] .max == wafer_stat.min) /* it was never changed, so it's zero */
row_stat[i].max = 0.0;
if (row_stat[i] .min == wafer_stat.max)
row_stat[i] .min = 0.0;
row_stat[i] .mean = total/«double) row_stat[i].samples)j
row_stat[i] .variance = 0.0;
for(j=O;j«*param) .colsij++)
if «*param) .wafermap[i] [j] == TRUE)
row_stat [i] .variance += «(*param) .data[i] [j] - row_stat [i] .mean) *
«*param) .data[i] [j] - row_stat[i] .mean»;
row_stat[i] .variance = row_stat[i] .variance / «(double) row_stat[i] . samples) - 1.0);
row_stat[i] .std_dev = sqrt(abs(row_stat[i].variance»j
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}
for(j=O:j«*param).cols:j++) {
total = 0.0;
col_stat[j].samples = 0:
col_stat[j].max = ~afer_stat.min:
col_stat[j] .min = ~afer_stat.max:
for(i=O:i«*param) .ro~s:i++)·
if «*param) .~afermap[i][j] == TRUE) {
col_stat[j] .samples++:
total += (*param) .data[i] [j] :
if «*param) .data[i] [j] >= col_stat[j] .max)
col_stat [j] .max = (*param) .data[i] [j] :
if «*param).data[i][j] <= cOI_stat[j].min)
col_stat[j] .min = (*param) .data[i] [j]:
}
if (col_stat[j] .max == ~afer_stat.min) 1* it ~as never changed, so it's zero *1
cOI_stat[j] .max = 0.0:
if (col_stat[j] .min == ~afer_stat.max)
col_stat[j] .min = 0.0:
col_stat[j] .mean = total/«double) col_stat[j].samples);
col_stat[j] .variance = 0.0:
for(i=O;i«*param).ro~sji++)
if «*param).~afermap[i][j]== TRUE)
col_stat [j] .variance += « (*param) .data[i] [j] - col_stat [j] .mean) *
«*param) .data [i] [j] - col_stat [j] .mean) ) :
col_stat [j] .variance = col_stat [j] . variance 1 « (double) col_stat [j] .samples) - 1. 0);
col_stat[j] .std_dev = sqrt(abs(col_stat[j].variance»:
}
1* ok. all the stats are done. let's print them out *1
fprintf( (*param) .out_file , "Wafer Statistics :\n\n"):
fprintf«*param) .out_file," Total number of measurements:
fprintf « *param) .out3ile, II Maximum measured data value:
fprintf«*param) .out_file, II Minimum measured data value:
fprintf( (*param) .out_file,II Mean:
fprintf( (*param) . out_file , II Variance:
fprintf( (*param) .out_file, II Standard Deviation:
%d\n\n",~afer_stat.samples);
%e\n", ~afer_stat.max) :
%e\n\n", ~afer_stat.min);
%e\n",~afer_stat.mean):
%e\n", ~afer_stat.variance) ;
%e\n\n", ~afer_stat.std_dev);
fprintf( (*param) .out3ile,"Column Statistics: \n\n") j
fprintf(*param)-.out..file,"Column # Meas Mean Variance Std. Dev. II);
fprintf « *param) .out_f ile, "Max Min\n") ;
fprintf«*param).out_file,"------------------------------------------------------------------11);
fprintf( (*param) .out3ile,I------------------\n\n") j
for(j=Ojj < (*param).cols; j++)
fprintf«*param) .out3ile,"%4i Y.Gi Y.12.4e Y.12.4e Y.12.4e %12.4e %12.4e\n",
j,col_stat[j].samples, col_stat[j] .mean,col_stat[j] .variance,col_stat[j] .std_dev,
col_stat[j] .max,col_stat[j] .min);
fprintf( (*param) .out_file ,"\nRo~ Statistics: \n\n") j
fprintf «*param). out_file, II ROll # Meas Mean Variance Std. Dev. II) j
fprintf( (*param) .out_file ,"Max Min\n") j
fprintf«*param).out_file,"------------------------------------------------------------------");
fprintf( (*param) .out_file, "------------------\n\n") j
for(i=Oji < (*param).ro~sj i++)
fprintf«*param).out_file,"%4i %Gi %12.4e Y.12.4e %12.4e %12.4e %12.4e\n",
i,ro~_stat[i]. samples , ro~_stat[i] .mean,ro~_stat[i] .variance,ro~_stat[i] .std_dev,
ro~_stat[i].max,ro~_stat[i].min)j
}
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Wafer Probe System Input File
B.l lsci01_d2.w
#
# ~afer configuration file
#
~afer_ro~s 96;
~afer_cols 19;
#
x_die 305;
y_die 59;
#
#x_die 152;
#y_die 30;
#
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000111110000000;
0000000111110000000;
0000000111110000000;
0000000111110000000;
0000011110111100000;
0000011110111100000;
0000011110111100000;
0000011110111100000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
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0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0001111110111111000;
0001111110111111000;
0001111110111111000;
0001111110111111000;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0011111111111111100;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0001111111111111000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000111111111110000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
0000000000000000000;
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Wafer Probe System Output File
C.l Forward Bias Voltage Measurements
C.l.I lsciOLd2. out
Wafer Step Program
Input file name: lsci01_d2.~
Output file name: lsci01_d2.dat
Total number of ro~s: 96
Total number of cols: 19
Total number of measurements: 990
Wafer Statistics:
Ro~ die-to-die spacing: 59 mils
Col die-to-die spacing: 305 mils
9.999000e+00
-2.000000e-03
Maximum measured data value:
Minimum measured data value:
Mean:
Variance:
Standard Deviation:
1.630596e+00
9.739347e+00
3. 120793e+00
Column Statistics:
Column # Meas Mean Variance Std. Dev. Max Min
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
2 30 4.359ge-01 3.0536e-02 1.7474e-01 5.0598e-01 -2.0000e-03
3 56 5.8451e-01 1.6782e+00 1.2955e+00 9.9971e+00 -2.0000e-03
4 70 1.'2584e+00 7.294ge+00 2.700ge+00 9.9990e+00 -2.0000e-03
5 74 1.0821e+00 5.8708e+00 2.4230e+00 9.9990e+00 -2.0000e-03
6 74 1.1087e+00 5.8248e+00 2.4135e+00 9.9990e+00 -9.999ge-04
7 78 1.4293e+00 8.0391e+00 2.8353e+00 9.9990e+00 -2.0000e-03
8 78 1.5708e+00 9.4003e+00 3.0660e+00 9.9990e+00 -9.999ge-04
9 70 1.9772e+00 1.2180e+01 3.4901e+00 9.9990e+00 -2.0000e-03
10 78 2.0706e+00 1. 2743e+01 3.5698e+00 9.9990e+00 -2.0000e-03
11 78 1.8273e+00 1. 1114e+01 3.3337e+00 9.9990e+00 -2.0000e-03
12 74 2. 154ge+00 1. 3300e+01 3.646ge+00 9.9990e+00 -2.0000e-03
13 74 2.5331e+00 1. 559ge+01 3.9495e+00 9.9990e+00 -9.999ge-04
14 70 2.2562e+00 1. 3876e+01 3.7250e+00 9.9990e+00 -2.0000e-03
15 56 1. 6654e+00 1.0113e+01 3. 1801e+00 9.9990e+00 -2.0000e-03
16 30 1.456ge+00 8.3870e+00 2.8960e+00 9.9990e+00 S.0101e-01
17 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
18 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
Ro~ Statistics:
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ROll # Meas Mean Variance Std. Dev. Max Min
------------------------------------------------------------------------------------
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
2 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
3 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
4 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
5 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
6 5 5. 133ge-Ol 3.8334e-06 1.957ge-03 5. 159ge-Ol 5.109ge-Ol
7 5 5.1077e-Ol 1. 1761e-06 1.0845e-03 5. 1196e-Ol 5.0998e-Ol
8 5 5.1038e-Ol 7.8408e-07 8.8548e-04 5. 1196e-Ol 5.0998e-Ol
9 5 5.1018e-Ol 2.0402e-07 4.516ge-04 5.109ge-Ol 5.0998e-Ol
10 8 5.1011e-Ol 1. 2751e-07 3. 570ge-04 5.109ge-Ol 5.0998e-Ol
11 8 5.1024e-Ol 4. 9934e-07 7.0664e-04 5.109ge-Ol 5.0900e-Ol
12 8 5.1036erOl 2.7324e-07 5.2272e-04 5.109ge-Ol 5.0998e-Ol
13 8 4.484ge-Ol 2.9698e-02 1. 7233e-Ol 5.0998e-Ol 2. 199ge-02
14 11 5.0963e-Ol 3.4303e-06 1.8521e-03 5.1498e-Ol 5.0800e-Ol
15 11 4.6317e-Ol 2. 3598e-02 1. 5362e-Ol 5.0998e-Ol O.OOOOe+OO
16 11 5.0945e-Ol 2.6193e-07 5. 117ge-04 5.0998e-Ol 5.0900e-01
17 11 5.0953e-Ol 2.6193e-07 5. 117ge-04 5.0998e-Ol 5.0900e-Ol
18 11 4. 6335e-Ol 2.3617e-02 1. 5368e-Ol 5.0998e-Ol O.OOOOe+OO
19 11 5.0945e-Ol 2.6193e-07 5. 117ge-04 5.0998e-Ol 5.0900e-Ol o~V20 11 4.6326e-Ol 2.3607e-02 1. 5365e-Ol 5.0998e-Ol O.OOOOe+OO
21 13 5.0968e-Ol 2.2163e-07 4.7078e-04 5.0998e-Ol 5.0900e-Ol
.---22 13 5.0938e-Ol 2.4626e-07 4.9624e-04 5.0998e-Ol 5.0900e-Ol
23 13 5.0960e-Ol 2.4626e-07 4.9624e-04 5.0998e-Ol 5.0900e-Ol
24 13 3.9123e-Ol 4.999ge-02 2.2361e-Ol 5.0998e-Ol -9. 999ge-04
25 13 5.0854e-Ol 2.6923e-07 5. 1887e-04 5.0900e-Ol 5.0800e-Ol
26 13 5.0892e-Ol 7.6923e-08 2.7735e-04 5.0900e-Ol 5.0800e-Ol
,5!3!-27 13 4.6923e-Ol 2.0047e-02 1.415ge-Ol 5.0900e-Ol -2.0000e-0328 13 4.3000e-Ol 3.6675e-02 1.9151e-Ol 5.0900e-Ol -2.0000e-03
29 13 5.0838e-Ol 2.5641e-07 5.0637e-04 5.0900e-Ol 5.0800e-Ol
30 13 5.086ge-Ol 3.9311e-07 6.2698e-04 5.0998e-Ol 5.0800e-Ol
-or"l.-31 13 5.0861e:-Ol 4. 2578e-07 6. 5252e-04 5.0900e-Ol 5.069ge-Ol I J32 15 5.0833e-Ol 6.7336e-07 8.205ge-04 5.0900e-Ol 5.0598e-Ol
33 15 5.0813e-Ol 7.0298e-07 8.3844e-04 5.0900e-Ol 5.0598e-Ol
34 15 5.0853e-Ol 8.4756e-07 9.2063e-04 5.0900e-Ol 5.0598e-Ol
35 15 5.0806e-Ol 6.4556e-07 8.0346e-04 5.0900e-Ol 5.0598e-Ol
36 15 4.7420e-Ol 1.7282e-02 1. 3146e-Ol 5.0900e-Ol -9.999ge-04
37 15 5.0820e-Ol 8.9546e-07 9.462ge-04 5.0900e-Ol 5.0598e-Ol
38 15 5.0820e-Ol 8.9546e-07 9.462ge-04 5.0900e-Ol 5.0598e-Ol
39 15 4.7446e-Ol 1.7012e-02 1.3043e-Ol 5.0900e-Ol 3.0000e-03
40 15 4.7407e-Ol 1.7273e-02 1. 3143e-Ol 5.0900e-Ol -9. 999ge-04
.;Q1 V41 15 5.0787e-Ol 9. 8344e-07 9.916ge-04 5.0900e-Ol 5.0500e-Ol
42 15 4.7406e-Ol 1.7273e-02 1.3143e-Ol 5.0998e-Ol -9.999ge-04
43 15 4.7387e-Ol 1. 7331e-02 1.3165e-Ol 5.0900e-Ol -2.0000e-03
44 15 4.0593e-Ol 4.4575e-02 2.1113e-Ol 5.0900e-Ol -2.0000e-03
45 15 4.3946e-Ol 3.212ge-02 1. 7924e-Ol 5.0900e-Ol -2.0000e-03
46 15 4.7380e-Ol 1.7255e-02 1. 3136e-Ol 5.0900e-Ol -9.999ge-04
47 12 4.6541e-Ol 2. 1668e-02 1. 4720e-Ol 5.0900e-Ol -2.0000e-03
48 12 3.6288e+00 2.214ge+Ol 4.7063e+00 9.9990e+00 -9.999ge-04
49 12 5.0766e-Ol 6. 1580e-07 7.8473e-04 5.0900e-Ol 5.0598e-Ol
50 12 4.2400e-Ol 3. 8222e-02 1. 9550e-Ol 5.0900e-Ol -9.999ge-04
51 15 4.3946e-Ol 3.2055e-02 1. 7904e-Ol 5.0900e-Ol -2.0000e-03
52 15 5.0706e-Ol 2.9418e-06 1.7152e-03 5.0900e-Ol 5.0198e-Ol
53 15 4.7353e-Ol 1.7236e-02 1.312ge-Ol 5.0900e-Ol -9.999ge-04
54 15 4.7326e-Ol 1.728ge-02 1.314ge-Ol 5.0900e-Ol -2.0000e-03
55 15 4.7313e-Ol 1.7280e-02 1.3145e-Ol 5.0900e-Ol -2.0000e-03
56 15 3.6783e+00 2. 1403e+Ol 4.6264e+00 9.9990e+00 5.0101e-Ol
57 15 3.0536e+00 1. 8797e+Ol 4.3356e+00 9.9990e+00 5.0101e-Ol
58 15 5.0706e-Ol 4.0903e-06 2.0225e-03 5.0900e-Ol 5.0198e-Ol
59 15 4.2553e-Ol 3.2426e-02 1.8007e-Ol 5.0900e-Ol -9.999ge-04
60 15 4.1833e-Ol 3.5453e-02 1.882ge-Ol 5.0800e-Ol -2.0000e-03
61 15 4.0533e-Ol 4.4443e-02 2.1081e-Ol 5.0800e-Ol -2.0000e-03
62 15 4.9031e+00 2.4356e+Ol 4.9351e+00 9.9990e+00 -9.999ge-04
63 15 4.7246e-Ol 1.7232e-02 1. 3127e-Ol 5.0800e-Ol -2.0000e-03
64 15 4.7206e-Ol 1. 7131e-02 1.308ge-Ol 5.0900e-Ol -9.999ge-04
65 15 3.3672e-Ol 6. 1324e-02 2.4764e-Ol 5.0800e-Ol -2.0000e-03
66 13 4.5568e-Ol 1. 9710e-02 1.403ge-Ol 5.069ge-Ol -2.0000e-03
67 13 4.2791e-Ol 3.6326e-02 1. 905ge-Ol 5.0900e-Ol -2.0000e-03
68 13 4. 6776e-Ol 1. 9757e-02 1.4056e-Ol 5.0800e-Ol O.OOOOe+OO
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69 13 3.5038e-01 5.9112e-02 2.4313e-01 6.0800e-01 O.OOOOe+OO
70 13 4.6746e-01 1.972ge-02 1.4046e-01 6.0800e-01 O.OOOOe+OO
71 13 4. 8484e+00 2.4634e+01 4. 9632e+00 9.9971e+00 0.00000+00
72 13 3.9146e+00 2. 1974e+01 4.6876e+00 9.9980e+00 0.00000+00
73 13 9.9977e+00 2.076ge-07 4. 6673e-04 9.9980e+00 9.9971e+00
74 13 3.4273e+00 2.0794e+01 4.6600e+00 9.9990e+00 4.989ge-01
76 13 8.4606e+00 1.4097e+01 3.7546e+00 9.9990e+00 0.00000+00
76 13 4.6568e-01 1.9583e-02 1. 3994e-01 5.0900e-01 O.OOOOe+OO
77 11 8.2350e+00 1. 5415e+01 3.9262e+00 9.9990e+00 0.00000+00
78 11 9.9985e+00 2.7273e-07 5.2223e-04 9.9990e+00 9. 9980e+00
79 11 9.089ge+00 9.088ge+00 3.0148e+00 9.9990e+00 0.00000+00
80 11 6.4530e+00 2.4224e+01 4. 9218e+00 9.9990e+00 0.00000+00
81 11 9.0901e+00 9.0793e+00 3.0132e+00 9.9990e+00 4.99990-03
82 11 5.5908e+00 2.5677e+01 5.0672e+00 9. 9990e+00 O.OOOOe+OO
83 11 8.2275e+00 1. 5542e+01 3.9423e+00 9.9990e+00 1.10000-02
84 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO 0.00000+00
85 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO 0.00000+00
86 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
87 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
88 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO 0.00000+00
89 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO 0.00000+00
90 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
91 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
92 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
93 0 NaN O.OOOOe+OO O.OOOOe+OO O.OO·OOe+OO 0.00000+00
94 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
95 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
C.1.2 lsciOLd6. out
\
Wafer Step Program
Input file namo: lsci01_d6.11
Output file name: lsci01_d6.dat
Total numbor of rOllS: 96
Total number of cols: 19
ROll die-to-die spacing: 59 mils
Col die-to-dio spacing: 305 mils
Wafer Statistics:
Total number of measurements: 990
Maximum measured data valuo: 5. 210000e-01
Minimum measured data value: -2.0000000-03
Mean:
Variance:
Standard Doviation:
Column Statistics:
4.501728e-01
2.335164e-02
1.5281240-01
Column # Meas Mean Varianco Std. Dov. Max Min
0 0 NaN 0.00000+00 O.OOOOe+OO 0.00000+00 O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO -2.0000e-03 5.2100e-01
2 30 4.582ge-01 1.76380-02 1. 3281e-Ol 5.09000-01 O.OOOOe+OO
3 56 4.6985e-01 1.1042e-02 1.0508e-Ol 5.0900e-Ol O.OOOOe+OO
4 70 4.6464e-01 1.2666e-02 1.1254e-Ol 6.10990-01 O.OOOOe+OO
5 74 4.6514e-01 1. 74950-02 1. 3227e-01 5.109ge-01 -2.0000e-03
6 74 4.6392e-Ol 1.72280-02 1.3125e-Ol 5.109ge-Ol -2.00000-03
7 78 4.475ge-Ol 2.6568e-02 1. 6300e-Ol 5.10990-01 -2.0000e-03
8 78 4.5221e-01 2.41160-02 1. 552ge-01 5.109ge-Ol -2.0000e-03
9 70 4.49690-01 2.66150-02 1.6314e-Ol 5.109ge-Ol -2.0000e-03
10 78 4.2826e-Ol 3.2137e-02 1.7927e-Ol 5.109ge-Ol -2.0000e-03
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11 78 4.8513e-Ol 1.0083e-02 1.0041e-Ol 5.109ge-Ol -9.999ge-04
12 74 4.7165e-Ol 1. 6585e-02 1.2878e-Ol 5.109ge-Ol -2.0000e-03
13 74 4.3296e-Ol 3.0573e-02 1.7485e-Ol 5.2100e-Ol -2.0000e-03
14 70 4.6304e-Ol 1.7613e-02 1.3271e-Ol 5.0998e-Ol -2.0000e-03
15 56 3.7517e-Ol 4.8362e-02 2.1991e-Ol 5.0900e-Ol -2.0000e-03
16 30 3.687ge-Ol 5.088ge-02 2.2558e-Ol 5.0598e-Ol -9. 999ge-04
17 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
18 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
ROll Statistics:
ROll # Meas Mean Variance Std. Dev. Max Min
------------------------------------------------------------------------------------
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
2 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
3 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
4 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
5 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
6 5 4.981ge-Ol 2.5168e-05 5.0168e-03 5.069ge-Ol 4.9500e-Ol
7 5 5.0380e-Ol 4. 1154e-05 6.4151e-03 5.109ge-Ol 4.9500e-Ol
8 5 5.0400e-Ol 1.3030e-05 3.6097e-03 5.0900e-Ol 4.989ge-Ol
9 5 5.061ge-Ol 1.2650e-05 3.5567e-03 5.109ge-01 5.0101e-Ol
10 8 4. 4450e-01 3.2000e-02 1.788ge-Ol 5.2100e-Ol 1.999ge-03
11 8 5.079ge-Ol 3.0634e-05 5.5348e-03 5. 1800e-Ol 4.9998e-01
12 8 5.0511e-Ol 9.0140e-06 3.0023e-03 5.0800e-Ol 4.9998e-Ol
13 8 5.0662e-01 7.6783e-06 2.7710e-03 5.0900e-Ol 5.0101e-Ol
14 11 4.6200e-Ol 2. 3482e-02 1.5324e-Ol 5.0998e-Ol O.OOOOe+OO
15 11 5.0854e-Ol 3.2695e-06 1.8082e-03 5.109ge-01 5.0500e-01
16 11 4.6136e-Ol 2.3218e-02 1.5237e-Ol 5.0998e-01 1.999ge-03
17 11 5.0790e-Ol 2.3277e-05 4.8246e-03 5.109ge-Ol 4.939ge-01
18 11 4.9508e-Ol 2.2847e-03 4.7798e-02 5.109ge-01 3.5100e-01
19 11 4. 6372e-01 2.3553e-02 1.5347e-Ol 5.109ge-01 9.9993e-04
20 11 5.0808e-Ol 4.567ge-05 6.7586e-03 5.109ge-01 4.879ge-01
21 13 5.0945e-Ol 7.7337e-06 2.780ge-03 5.109ge-01 5.0101e-01
22 13 5.1007e-01 1.7388e-06 1.3186e-03 5.109ge-01 5.069ge-Ol
23 13 4.2776e-Ol 3.5965e-02 1. 8964e-Ol 5.109ge-Ol 9.9993e-04
24 13 4.9114e-Ol 4.4967e-03 6.7058e-02 5.109ge-Ol 2.679ge-Ol
25 13 , 4. 699ge-Ol 1.9858e-02 1.4092e-Ol 5.0998e-Ol 9.9993e-04
26 13 4.9314e-Ol 2.0701e-03 4.5498e-02 5.0998e-Ol 3.499ge-Ol
27 13 3.759ge-Ol 4.9058e-02 2.214ge-Ol 5.0998e-Ol -9.999ge-04
28 13 4.9306e-Ol 2.2323e-03 4.7247e-02 5.0998e-Ol 3.409ge-Ol
29 13 5.0722e-Ol 6.2996e-05 7.9370e-03 5.0998e-Ol 4.809ge-Ol
30 13 5.0068e-Ol 8.8182e-04 2.9696e-02 5.0998e-Ol 4.019ge-Ol
31 13 4.8591e-Ol 2.5222e-03 5.0221e-02 . 5. 0998e-01 3.6400e-Ol
32 15 4.8325e-Ol 4. 1406e-03 6.4347e-02 5.0998e-Ol 2.899ge-Ol
33 15 5.0812e-Ol 1. 1226e-05 3.3506e-03 5.0998e-Ol 4.9800e-Ol
34 15 4.987ge-Ol 7.4978e-04 2.7382e-02 5.0998e-Ol 4. 1600e-Ol
35 15 4.4112e-Ol 3.2078e-02 1. 7910e-Ol 5.0998e-Ol O.OOOOe+OO
36 15 4.5492e-Ol 2.1860e-02 1.4785e-Ol 5.0998e-Ol 9.9993e-04
37 15 5.0905e-Ol 2.0603e-06 1. 4354e-03 5.0998e-Ol 5.0598e-Ol
38 15 5.0892e-Ol 2.4793e-06 1.5746e-03 5.0998e-Ol 5.0500e-Ol
39 15 4.6485e-Ol 1 ..6930e-02 1.3011e-Ol 5.0998e-Ol 9.9998e-03
40 15 4.279ge-Ol 3.2782e-02 1.8106e-Ol 5.0998e-Ol O.OOOOe+OO
41 15 4.235ge-Ol 3.4248e-02 1. 8506e-Ol 5.0998e-Ol -9.999ge-04 .,
42 15 4.5266e-Ol 2.027ge-02 1.4240e-Ol 5.0998e-Ol O.OOOOe+OO
43 15 4.0693e-Ol 4.4356e-02 2.1061e-Ol 5.0998e-Ol O.OOOOe+OO
44 15 4.7486e-Ol 1.7331e-02 1.3165e-Ol 5.0998e-Ol -9.999ge-04
45 15 4.0693e-Ol 4.4428e-02 2.1078e-Ol 5.0998e-Ol -9.999ge-04
46 15 4.5812e-Ol 1.995ge-02 1. 4128e-Ol 5.0998e-Ol O.OOOOe+OO
47 12 3.8183e-Ol 5.3016e-02 2.3025e-Ol 5.0998e-Ol O.OOOOe+OO
48 12 5.0924e-Ol 3.7555e-07 6. 1282e-04 5.0998e-Ol 5.0800e-Ol
49 12 4.489ge-Ol 2.3866e-02 1. 544ge-Ol 5.0998e-Ol O.OOOOe+OO
50 12 3.4025e-Ol 6.222ge-02 2.4946e-Ol 5.0998e-Ol O.OOOOe+OO
51 15 4.071ge-01 4.4414e-02 2.1075e-Ol 5.0998e-Ol O.OOOOe+OO
52 15 4.5946e-Ol 1. 9656e-02 1. 4020e-Ol 5.0998e-Ol O.OOOOe+OO
53 15 5.051ge-Ol 1. 148ge-04 1.071ge-02 5.0998e-Ol 4.679ge-Ol
54 15 4.7380e-Ol 1.719ge-02 1. 3115e-Ol 5.0998e-Ol O.OOOOe+OO
55 15 4.693ge-Ol 1.7318e-02 1. 3160e-Ol 5.0998e-Ol O.OOOOe+OO
56 15 4.2240e-Ol 3.2510e-02 1.8031e-Ol 5.0998e-Ol -9.999ge-04
57 15 4.2153e-Ol 3. 1964e-02 1.7878e-Ol 5.0998e-Ol O.OOOOe+OO
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58 15 3.9673e-Ol 4.3570e-02 2.0873e-Ol 5.0900e-Ol -9.999ge-04
59 15 4.5553e-Ol 1. 8586e-02 1.3633e-Ol ' 5. 0900e-Ol O.OOOOe+OO
60 15 4.0620e-Ol 4.4273e-02 2.1041e-Ol 5.0998e-Ol -9.999ge-04
61 15 4. 6553e-Ol 1. 7434e-02 1.3204e-Ol 5.0900e-Ol O.OOOOe+OO
62 15 4.0433e-Ol 4.3665e-02 2.0896e-Ol 5.0900e-Ol O.OOOOe+OO
63 15 4.3173e-Ol 3. 1325e-02 1.769ge-Ol 5.0900e-Ol O.OOOOe+OO
64 15 3.9800e-Ol 4.317ge-02 2.0780e-Ol 5.0998e-Ol O.OOOOe+OO
65 15 4.926ge-Ol 1. 8293e-03 4.2771e-02 6.0900e-Ol 3.409ge-Ol
66 13 6.0468e-Ol 1. 1771e-06 3.430ge-03 5.0900e-Ol 4.989ge-Ol
67 13 4.6638e-Ol 1.9644e-02 1.4016e-Ol 6.0900e-Ol O.OOOOe+OO
68 13 4.6476e-Ol 1.9676e-02 1.4027e-Ol 5.0800e-Ol -2.0000e-03
69 13 3. 8663e-Ol 4.882ge-02 2.2097e-Ol 6.0800e-Ol -2.0000e-03
70 13 3.8638e-Ol 4.870ge-02 2.2070e-Ol 5.0698e-Ol -2.0000e-03
71 13 3.8416e-Ol 4.8428e-02 2.2006e-Ol 5.0598e-Ol -2.0000e-03
72 13 3.8322e-Ol 4. 8190e-02 2. 1952e-Ol 5.0598e-Ol -2.0000e-03
73 13 4.2030e-Ol 3.6092e-02 1. 8733e-Ol 5.0400e-Ol -2.0000e-03
74 13 4.2091e-Ol 3.6196e-02 1. 8761e-Ol 5.0598e-Ol -2.0000e-03
76 13 4.2238e-Ol 3.6340e-02 1. 879ge-Ol 5.0500e-Ol -9. 999ge-04
76 13 4. 6837e-Ol 1. 918ge-02 1. 3852e-Ol 6.0400e-Ol -2.0000e-03
77 11 4.3872e-Ol 2.3480e-02 1.5323e-Ol 5.029ge-Ol -9.999ge-04
78 11 4.6226e-Ol 2.2763e-02 1. 5084e-Ol 5.029ge-Ol -2.0000e-03
79 11 3.6146e-Ol 6.4341e-02 2.3311e-Ol 5.0400e-Ol -2.0000e-03
80 11 3. 1472e-Ol 6.2896e-02 2.607ge-Ol 6.0198e-Ol -2.0000e-03
81 11 3.6800e-Ol 6.3505e-02 2.3131e-Ol 6.0101e-Ol -2.0000e-03
82 11 4.0236e-Ol 3.9927e-02 1.9982e-Ol 5.0101e-Ol -2.0000e-03
83 11 3.840ge-Ol 3.9503e-02 1. 9876e-Ol 6.0198e-Ol -2.0000e-03
84 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
85 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
86 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
87 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
88 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
89 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
90 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
91 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
92 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
93 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
94 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
95 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
C.2 Reverse Breakdown Voltage Measurements
C.2.1 lsciOLd2. out
Wafer Step Program
Input file name: lsciOl_d2.w
Output file name: lsci01_d2.dat
Total number of rows: 96
Total number of cols: 19
Row die-to-die spacing: 69 mils
Col die-to-die spacing: 305 mils
Wafer Statistics:
Total number of measurements: 990
Maximum measured data value:
Minimum measured data value:
Mean:
Variance:
Standard Deviation:
3.912700e+01
-2.000000e-03
9.923966e+00
7.543231e+Ol
8. 685177e+00
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Column Statistics:
Column # Meas Mean Variance Std. Dev. Max Min
------------------------------------------------------------------------------------
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO.
2 30 9.9837e+00 4.4720e+Ol 6.6873e+00 1.6086e+Ol O.OOOOe+OO
3 56 1.0718e+Ol 7.7616e+Ol 8.8100e+00 3.9098e+Ol -2.0000e-03
4 70 1. 1221e+Ol 8.2640e+Ol 9.0906e+00 3.9115e+Ol -2.0000e-03
5 74 9.2297e+00 5.2287e+Ol 7.2310e+00 1. 6107e+Ol -2.0000e-03
6 74 1. 375ge+Ol 1. 1698e+02 1.0816e+Ol 3.9092e+Ol -2.0000e-03
7 78 9.2393e+00 5.2796e+Ol 7.2661e+00 1. 5356e+Ol -2.0000e-03
8 78 1.3456e+Ol 1. 1897e+02 1.0907e+Ol 3.9104e+Ol O.OOOOe+OO
9 70 1.0007e+Ol 8.9664e+Ol 9.4691e+00 3.9006e+Ol O.OOOOe+OO
10 78 9.8686e+00 5. 1676e+Ol 7. 1886e+00 1. 8634e+Ol -2.0000e-03
11 78 9.6535e+00 5. 1734e+Ol 7. 1926e+00 1. 5208e+01 -2.0000e-03
12 74 8.6132e+00 5.3434e+Ol 7.3098e+00 1.5066e+Ol -2.0000e-03
13 74 8.0375e+00 5.4388e+Ol 7. 3748e+00 1.5182e+Ol -2.0000e-03
14 70 7.3652e+00 5.5165e+Ol 7.4273e+00 1.5174e+Ol -2.0000e-03
15 56 8.7198e+00 1. 2320e+02 1. 1100e+01 3.9127e+Ol -2.0000e-03
16 30 6.9645e+00 5.7378e+Ol 7.5748e+00 1.5186e+Ol -2.0000e-03
17 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
18 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
ROll Statistics:
ROll # Meas Mean Variance Std. Dev. Max Min
------------------------------------------------------------------------------------
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
2 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
3 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
4 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
5 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
6 5 1. 4950e+Ol 1. 4605e-02 1.2085e-01 1. 5122e+Ol 1. 4814e+Ol
7 5 1. 4962e+Ol 1. 6747e-02 1.2941e-Ol 1.5100e+Ol 1. 4794e+Ol
8 5 1.4978e+Ol 2.292ge-02 1. 5142e-Ol 1.5106e+Ol 1.4766e+Ol
9 5 1.4996e+Ol 2.7503e-02 1. 6584e-Ol 1.5138e+01 1. 4754e+Ol
10 8 1.6095e+Ol 1.1315e+02 1.0637e+01 3.9012e+Ol 1.999ge-03
11 8 1.795ge+Ol 7.2542e+Ol 8.5172e+00 3.9035e+Ol 1. 4744e+Ol
12 8 1.7963e+Ol 7.2527e+Ol 8.5163e+00 3.9037e+Ol 1. 4792e+Ol
13 8 1.7962e+Ol 7.2264e+Ol 8.5008e+00 3.8998e+Ol 1.4774e+Ol
14 11 1. 3595e+Ol 2.0348e+Ol 4.5108e+00 1. 5136e+Ol O.OOOOe+OO
15 11 1.4952e+Ol 1.8057e-02 1.3438e-Ol 1.5104e+Ol 1.4752e+Ol
16 11 1.3602e+01 2.0371e+Ol 4.5134e+00 1.5196e+Ol O.OOOOe+OO
17 11 1. 3893e+Ol 1. 2397e+Ol 3.520ge+00 1.5182e+Ol 3.283ge+00
18 11 1.3807e+Ol 1.4563e+Ol 3.8162e+00 1.5164e+Ol 2.3060e+00
19 11 1.351ge+Ol 2.0220e+Ol 4.4967e+00 1.5164e+Ol O.OOOOe+OO
20 11 1. 3964e+Ol 1. 1862e+Ol 3.4441e+00 1.5188e+Ol 3.585ge+00
21 13 1. 4974e+Ol 1.4854e-02 1.2188e-Ol 1.5148e+Ol 1. 4794e+Ol
22 13 1.4978e+Ol 1.4823e-02 1.2175e-Ol 1.5146e+Ol 1.4794e+Ol
23 13 1. 1768e+Ol 3.8624e+Ol 6.2148e+00 1. 5228e+Ol O.OOOOe+OO
24 13 1.403ge+01 1.2526e+Ol 3.5392e+00 1. 5248e+Ol 2.263ge+00
25 13 1. 3865e+01 1.7378e+01 4. 1687e+00 1. 5308e+01 -2.0000e-03
26 13 1.3196e+01 1.9868e+01 4.4574e+00 1.5190e+01 3.0800e+00
27 13 1.0423e+01 4.9461e+01 7.032ge+00 1. 5234e+01 -2.0000e-03
28 13 1.3130e+01 2.1575e+01 4.644ge+00 1.5216e+01 2. 127ge+00
29 13 1.4062e+01 1. 2103e+01 3.478ge+00 1. 5214e+01 2.4900e+00
30 13 1. 2352e+01 2.8150e+01 5.3057e+00 1. 5202e+01 -2.0000e-03
31 13 1. 2143e+01 3.0045e+01 5.4813e+00 1.5182e+01 1.9180e+00
32 15 1.2391e+01 2.9305e+01 5.4134e+00 1. 5112e+01 1.0500e+00
33 15 1. 4107e+01 1. 1218e+01 3.3493e+00 1.5242e+01 2.0300e+00
34 15 1.3340e+01 1.9517e+01 4.4178e+00 1. 5260e+01 2.455ge+00
35 15 1.3031e+01 2.8008e+01 5.2923e+00 1.5274e+01 -2.0000e-03
36 15 1. 3110e+01 2.5598e+01 5.0595e+00 1. 5240e+Ol O.OOOOe+OO
37 15 1.5043e+Ol 1.206ge-02 1.0986e-01 1. 5250e+Ol 1. 4864e+Ol
38 15 1.3390e+Ol 2.0530e+Ol 4.5310e+00 1. 5254e+Ol -2.0000e-03
39 15 1.1418e+Ol 3.9504e+Ol 6.2852e+00 1.5162e+Ol O.OOOOe+OO
40 15 1.2174e+Ol 3.538ge+01 5.948ge+00 1.5170e+01 -2.0000e-03
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41 15 1.218ge+01 3.5340e+01 5.94480+00 1.5218e+01 -2.0000e-03
42 15 7.0015e+00 6.0277e+01 7.76390+00 1.60860+01 0.00000+00
43 15 9.0464e+00 5.839ge+01 7.64190+00 1. 5288e+01 -2.0000e-03
44 15 1. 3430e+01 1. 9931e+01 4.46450+00 1.52820+01 -2.00000-03
45 15 1. 1933e+01 3.8406e+01 6.19730+00 1.52640+01 -2.00000-03
46 15 1. 2457e+01 2.92370+01 5.40710+00 1. 5234e+01 -2.0000e-03
47 12 1. 6548e+01 1. 4311e+02 1.19630+01 3.90390+01 -2.00000-03
48 12 1.9085e+01 8.7027e+01 9.32880+00 3.91040+01 1. 4856e+01
49 12 1. 5507e+01 1.6028e+02 1.26600+01 3.91270+01 -2.0000e-03
50 12 1.4052e+01 1. 8580e+02 1.36310+01 3.9031e+01 -2.0000e-03
51 15 1. 1672e+01 3.9114e+01 6.25410+00 1. 5310e+01 -2.0000e-03
52 15 1.4108e+01 1.5251e+01 3.90520+00 1.53320+01 -2.0000e-03
53 15 1.28370+01 2. 2425e+01 4.73550+00 1.53080+01 2.5160e+00
54 15 1.32920+01 2.35220+01 4.85000+00 1.5296e+01 O.OOOOe+OO
55 15 1. 3300e+01 2.3411e+01 4.83850+00 1.52720+01 O.OOOOe+OO
56 15 6.22120+00 5.7955e+01 7.61280+00 1. 5274e+01 O.OOOOe+OO
57 15 0.00000+00 0.00000+00 0.00000+00 0.00000+00 O.OOOOe+OO
58 15 0.00000+00 O.OOOOe+OO 0.00000+00 0.00000+00 O.OOOOe+OO
59 15 7.44030+00 5.83510+01 7.63880+00 1. 6107e+01 O.OOOOe+OO
60 15 6.29530+00 6.4414e+01 8.02580+00 1. 8634e+01 O.OOOOe+OO
61 15 4.12430+00 4.5664e+01 6.75750+00 1. 5134e+01 O.OOOOe+OO
62 15 2.41410+00 2.88670+01 5.37280+00 1.52720+01 O.OOOOe+OO
63 15 1.55200-01 3.6131e-01 6.01090-01 2.3280e+00 O.OOOOe+OO
64 15 6.08560+00 5.95250+01 7.71520+00 1.5358e+01 O.OOOOe+OO
65 15 7.34790+00 5.7892e+01 7.60870+00 1.53540+01 O.OOOOe+OO
66 13 8.99310+00 5.5495e+01 7.4495e+00 1. 5336e+01 O.OOOOe+OO
67 13 8.15400+00 6.17500+01 7.85810+00 1.5352e+01 O.OOOOe+OO
68 13 2.99980+00 1. 169ge+02 1.08160+01 3.89980+01 O.OOOOe+OO
69 13 3.50260+00 4.4304e+01 6.6561e+00 1. 5302e+01 O.OOOOe+OO
70 13 0.00000+00 0.00000+00 0.00000+00 O.OOOOe+OO O.OOOOe+OO
71 13 3.00050+00 1. 1704e+02 1.0818e+01 3.9006e+01 O.OOOOe+OO
72 13 2.99960+00 1. 1696e+02 1.0815e+01 3.8994e+01 O.OOOOe+OO
73 13 3.0076e+00 1. 175ge+02 1.08440+01 3.90980+01 O.OOOOe+OO
74 13 9.007ge+00 2.9302e+02 1.7118e+01 3.9092e+01 O.OOOOe+OO
75 13 0.00000+00 O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
76 13 2.9602e+00 1. 1314e+02 1.0637e+01 3.83520+01 O.OOOOe+OO
77 11 3.50800+00 1. 3637e+02 1.1635e+01 3.86880+01 O.OOOOe+OO
78 11 7.01560+00 2. 4366e+02 1.56100+01 3.9020e+01 O.OOOOe+OO
79 11 3.5336e+00 1.3736e+02 1. 171ge+01 3.88690+01 O.OOOOe+OO
80 11 6.94110+00 2.38490+02 1. 5443e+01 3.83380+01 O.OOOOe+OO
81 11 7.0103e+00 2.4332e+02 1.56990+01 3.91150+01 O.OOOOe+OO
82 11 0.00000+00 O.OOOOe+OO O.OOOOe+OO 0.00000+00 O.OOOOe+OO
83 11 O.OOOOe+OO O.OOOOe+OO 0.00000+00 O.OOOOe+OO O.OOOOe+OO
84 0 NaN O.OOOOe+OO 0.00000+00 0.00000+00 O.OOOOe+OO
85 0 NaN O.OOOOe+OO 0.00000+00 O.OOOOe+OO O.OOOOe+OO
86 0 NaN O.OOOOe+OO 0.00000+00 O.OOOOe+OO O.OOOOe+OO
87 0 NaN O.OOOOe+OO 0.00000+00 0.00000+00 O.OOOOe+OO
88 0 NaN 0.00000+00 0.00000+00 O.OOOOe+OO O.OOOOe+OO
89 0 NaN O.OOOOe+OO 0.00000+00 0.00000+00 O.OOOOe+OO
90 0 NaN 0.00000+00 0.00000+00 O.OOOOe+OO O.OOOOe+OO
91 0 NaN O.OOOOe+OO 0.00000+00 0.00000+00 O.OOOOe+OO
92 0 NaN 0.00000+00 O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
93 0 NaN O.OOOOe+OO 0.00000+00 0.00000+00 O.OOOOe+OO
94 0 NaN O.OOOOe+OO 0.00000+00 O.OOOOe+OO ·O.OOOOe+OO
95 0 NaN 0.00000+00 0.00000+00 O.OOOOe+OO O.OOOOe+OO
C.2.2 lsciOLd6. out
Waf or Step Program
Input file namo: lsci01_d6.~
Output filo namo: lsci01_d6.dat
Total numbor of ro~s: 96
Total number of cols: 19
Ro~ die-to-dio spacing: 59 mils
Col die-to-dio spacing: 305 mils
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Wafer Statistics:
Total number of measurements: 990
Maximum measured data value: 3. 918800e+01
Minimum measured data value: -2.000000e-03
Mean: 2. 192065e+01
Variance: 1.054454e+02
Standard Deviation: 1.026866e+01
Column Statistics:
Column # Meas Mean Variance Std. Dev. Max Min
------------------------------------------------------------------------------------
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
2 30 2.5292e+01 1. 2810e+02 1.1318e+01 3.9100e+01 -2.0000e-03
3 56 2.2775e+01 1.4014e+02 1. 1838e+01 3.9105e+01 -2.0000e-03
4 70 2.3533e+01 1.1881e+02 1.0900e+01 3.9188e+01 -2.0000e-03
5 74 2.295ge+01 1.0516e+02 1.0255e+01 3.9111e+01 -2.0000e-03
6 74 2.452ge+01 5.6565e+01 7. 520ge+00 3.9064e+01 -2.0000e-03
7 78 2.4404e+01 6.5303e+01 8.0810e+00 3.9082e+01 -2.0000e-03
8 78 2.4358e+01 4.4617e+01 6.6796e+00 3.9127e+01 -2.0000e-03
9 70 2.3364e+01 5.678ge+01 7.535ge+00 2.6348e+01 -2.0000e-03
10 78 2.3780e+01 4.3073e+01 6.5630e+00 2.6355e+01 -2.0000e-03
11 78 2.4464e+01 3.3965e+01 5.8280e+00 2.6290e+01 -2.0000e-03
12 74 2.3775e+01 5. 1764e+01 7. 1947e+00 2. 6474e+01 -2.0000e-03
13 74 1.9824e+01 1.2888e+02 1. 1352e+01 3.3760e+01 -2.0000e-03
14 70 1. 5327e+01 1.6563e+02 1.2870e+01 2.6273e+01 -2.0000e-03
15 56 1.3491e+01 1.7254e+02 1.3135e+01 2. 6230e+01 O.OOOOe+OO
16 30 8.3072e+00 1. 4712e+02 1.212ge+01 2.6184e+01 O.OOOOe+OO
17 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
18 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
Row Statistics:
Row # Meas Mean Variance Std. Dev. Max Min
------------------------------------------------------------------------------------
0 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
1 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
2 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
3 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
4 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
5 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
6 5 3. 119ge+01 5. 1752e+01 7. 193ge+00 3.9127e+01 2.5914e+01
7 5 2.8583e+01 3.4452e+01 5.8696e+00 3.9082e+01 2.5884e+01
8 5 2.6035e+01 3.4326e-02 1. 8527e-01 2.6277e+01 2. 5817e+01
9 5 2. 5978e+01 2.2901e-02 1. 5133e-01 2.6231e+01 2.5848e+01
10 8 2.926ge+01 3.6694e+01 6.0576e+00 3.9111e+01 2.5852e+01
11 8 3.0760e+01 4.3115e+01 6.5662e+00 3.9080e+01 2.5854e+01
12 8 3.0835e+01 4.,4747e+01 6.6893e+00 3.9064e+01 2.5808e+01
13 8 2.2790e+01 8.467ge+01 9.2021e+00 2.6222e+01 1.999ge-02
14 11 2.6024e+01 9.9638e-02 3.1566e-01 2.6308e+01 2.5151e+01
15 11 2.3700e+01 6. 179ge+01 7.8612e+00 2.6237e+01 O.OOOOe+OO
16 11 2.8423e+01 2.7887e+01 5.2808e+00 3.9188e+01 2.5878e+01
17 11 2.8410e+01 2.7932e+01 5.2851e+00 3.9127e+01 2.5861e+01
18 11 2.485ge+01 8.3066e+01 9.1140e+00 3.8994e+01 O.OOOOe+OO
19 11 2.6064e+01 4. 1440e-03 6.4374e-02 2.6147e+01 2.5936e+01
20 11 2.3685e+01 6.1725e+01 7.8565e+00 2.6346e+01 O.OOOOe+OO
21 13 2.7026e+01 1. 288ge+01 3.5902e+00 3.896ge+01 2.5882e+01
22 13 2.806ge+01 2.3911e+01 4.889ge+00 3.9096e+01 2.5941e+01
23 13 2.8068e+01 2.3608e+01 4.8588e+00 3.9031e+01 2.5872e+01
24 13 2.2076e+01 1. 8104e+02 1. 3455e+01 3.9184e+01 -2.0000e-03
25 13 2.7076e+01 1. 2900e+01 3.5917e+00 3.9021e+01 2.5855e+01
26 13 2.8098e+01 2.3053e+01 4.8013e+00 3.9041e+01 2.6014e+01
27 13 2. 7367e+01 3.4064e+01 5.8364e+00 3.9105e+01 1. 6397e+01
28 13 2.2098e+01 9.6218e+01 9.8091e+00 2.6382e+01 -2.0000e-03
29 13 2.6091e+01 2.932ge-02 1.7126e-01 2.6348e+01 2.5790e+01
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30 13 2.6091e+01 2.9352e-02 1.7132e-01 2.6325e+01 2.5704e+01
31 13 2.6016e+01 6. 7557e-02 2.5992e-01 2.6300e+01 2.5355e+01
32 15 2.6968e+01 1. 1218e+01 3.3493e+00 3.9066e+01 2.5901e+01
33 15 2.6956e+01 1. 1271e+01 3. 3573e+00 3.9074e+01 2.5644e+01
34 15 2. 6967e+01 1. 1187e+01 3.3446e+00 3.904ge+01 2.5852e+01
35 15 2.5345e+01 9.382ge+00 3.0631e+00 2.6231e+01 1. 4278e+01
36 15 2.4298e+01 4.5263e+01 6.7278e+00 2.6260e+01 O.OOOOe+OO
37 15 2.6957e+01 1. 1276e+01 3.3580e+00 3.9086e+01 2.5844e+01
38 15 2.6994e+01 1.1063e+01 3.3261e+00 3.9010e+01 2.5870e+01
39 15 2. 439ge+01 4. 555ge+01 6.7497e+00 2.6338e+01 3.9997e-03
40 15 2.5264e+01 6.0000e+01 7.745ge+00 3.9100e+01 -2.0000e-03
41 15 2.5172e+01 1. 3646e+01 3.6940e+00 2.6270e+01 1. 1824e+01
42 15 2.2671e+01 8.4743e+01 9.2056e+00 2.6342e+01 -2.0000e-03
43 15 2.2650e+01 8.4591e+01 9. 1973e+00 2.6340e+01 -2.0000e-03
44 15 1.7948e+01 1. 4768e+02 1.2153e+01 2.6336e+01 -2.0000e-03
45 15 2.0900e+01 1. 1702e+02 1.0818e+01 2.6310e+01 -2.0000e-0-3
46 15 2.0940e+01 1. 1748e+02 1.083ge+01 2.6426e+01 O.OOOOe+OO
47 12 2.387ge+01 5.6600e+01 7.5233e+00 2.6268e+01 -2.0000e-03
48 12 1.7430e+01 1.6575e+02 1. 2874e+01 .2.6338e+01 -2.0000e-03
49 12 2.6101e+01 5. 4425e-02 2.332ge-01 2.643ge+01 2.5704e+01
50 12 1.9645e+01 1.4033e+02 1. 1846e+01 2.6622e+01 -2.0000e-03
51 15 1.9178e+01 1:4334e+02 1. 1972e+01 2.6466e+01 -2.0000e-03
52 15 2.2646e+01 8.4564e+01 9. 195ge+00 2. 6500e+01 O.OOOOe+OO
53 15 2.2675e+01 8.4793e+01 9.2083e+00 2.6582e+01 O.OOOOe+OO
54 15 2.2652e+01 8.4623e+01 9.1991e+00 2.6522e+01 -2.0000e-03
55 15 2.2632e+01 8.4494e+01 9. 1921e+00 2.6522e+01 -2.0000e-03
56 15 2.0925e+01 1. 1731e+02 1.0831e+01 2.6441e+01 O.OOOOe+OO
57 15 1. 9184e+01 1.4342e+02 1. 1976e+01 2.640ge+01 O.OOOOe+OO
58 15 1. 9257e+01 1.4451e+02 1.2021e+01 2. 6525e+01 O.OOOOe+OO
59 15 1.4247e+01 1.7468e+02 1. 3217e+01 2.640ge+01 -2.0000e-03
60 15 1. 3975e+01 1. 8175e+02 1.3481e+01 2.6283e+01 -2.0000e-03
61 15 1. 7463e+01 1. 6338e+02 1.2782e+01 2.6428e+01 -2.0000e-03
62 15 1. 7458e+01 1. 632ge+02 1. 2778e+01 2.6407e+01 -2.0000e-03
63 15 1.9211e+01 1.4382e+02 1. 1992e+01 2.6403e+01 -2.0000e-03
64 15 1.9222e+01 1. 4398e+02 1. 199ge+01 2.6502e+01 -2.0000e-03
65 15 1. 5718e+01 1.7650e+02 1. 3285e+01 2.6487e+01 -2.0000e-03
66 13 1. 8690e+01 1. 3853e+02 1. 1770e+01 2.640ge+01 -2.0000e-03
67 13 1. 6511e+01 1. 6143e+02 1.2706e+01 2.6208e+01 -2.0000e-03
68 13 1.8027e+01 1. 564ge+02 1.2510e+01 2.6348e+01 -2.0000e-03
69 13 1.5990e+01 1.7315e+02 1.315ge+01 2.6352e+01 -2.0000e-03
70 13 2.0022e+01 1.3033e+02 1.1416e+01 2.6432e+01 -2.0000e-03
71 13 1. 5942e+01 1. 7215e+02 1.3120e+01 2.627ge+01 O.OOOOe+OO
72 13 1.7828e+01 1. 5311e+02 1.2374e+Oi 2.6224e+01 O.OOOOe+OO
73 13 1.587ge+01 1.7083e+02 1.3070e+01 2. 6420e+01 O.OOOOe+OO
74 13 1.7770e+01 1. 5220e+02 1. 2337e+01 2.6441e+01 O.OOOOe+OO
75 13 1.2008e+01 1.6352e+02 1. 2788e+01 2.5674e+01 -2.0000e-03
76 13 2.0164e+01 1.375ge+02 1. 1730e+01 3.3760e+01 -2.0000e-03
77 11 1. 9336e+01 1.1215e+02 1.0590e+01 2.6308e+01 O.OOOOe+OO
78 11 1.4617e+01 1. 6567e+02 1. 2871e+01 2.6474e+01 -2.0000e-03
79 11 1.8474e+01 1. 4117e+02 1. 1881e+01 2.6430e+01 -2.0000e-03
80 11 1. 5934e+01 1. 4767e+02 1.2152e+01 2.4947e+01 -2.0000e-03
81 11 1.8085e+01 1. 3525e+02 1.1630e+01 2.6348e+01 -2.0000e-03
82 11 1.7926e+01 1. 3305e+02 1.1535e+01 2.6396e+01 -2.0000e-03
83 11 7.7131e+00 7.8591e+01 8.8652e+00 1.7590e+01 -2.0000e-03
84 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
85 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
86 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
87 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
88 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
89 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
90 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
91 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
92 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
93 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
94 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
95 0 NaN O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO O.OOOOe+OO
84
Appendix D
Fabrication Sequence
1. Wafer clean with H F dip to remove native oxide
• Organic removal bath: 5 minutes in 5 : 1 : 1 solution of DI water, ammonium
hydroxide, and hydrogen peroxide at 75°C
• Rinse: 5 times in DI water
• Metal removal bath: 5 minutes in 5 : 1 : 1 solution of DI water, hydrochloric
acid, and hydrogen peroxide at 65°C
• Rinse: 5 times in DI water
• HF dip: ! capful H F in last rinse until hydrophobic
• Spin-dry
2. Cap oxidation for gettering (500ASi02)
• 23 minutes at 900°C
• 2.0 liters/minute nitrogen
• Steam bubbler
3. Intrinsic gettering anneal
• 240 minutes at 1100°C with 2.0 liters/minute nitrogen
4. Wafer clean (no HF dip)
5. LPCVD deposition 1000ASi3N4
• 70 minutes
6. Photo AD region
• Dehydration bake: 45 minutes at 90°C
85
APPENDIX D. FABRICATION SEQUENCE
• HMDS application: 5 minutes
• Spin-on positive photoresist: 5 KRPM for 40 seconds.
• Pre-bake: 30 minutes at 90°C
• Expose: 4.0 seconds using Suss aligner
• Develop: 50 seconds
• Rinse: 5 times in DI water
• Post-bake: 30 minutes at 120°C
• Base pressure: 0.050 torr
• Gas: CF4, 59.6 sccm (25.1 on flowmeter)
• Pressure: 0.300 torr
• RF power: 300 watts
o
• Etch rate: 607 m1n on sample wafer C3
• Etch time: 2 minutes 20 seconds for backside, 2 minutes 25 seconds on frontside
8. Buffered hydrofluoric acid (BHF) dip to remove pad oxide before field oxidation
• Solution: 10: 1 BHF solution
• Time: 2 minutes until hydrophobic
• Rinse: 5 times in DI water
9. Photoresist strip
• First strip: 30 minutes
• Rinse: 5 times in DI water
• Second strip: 30 minutes
• Rinse: 5 times in DI water
• Inspection revealed flecks of photo still on the wafer
10. Wafer clean (no H F dip)
11. Field oxidation (10KASi02 )
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• 162 minutes at HOODC
• 2.0 liters/minute nitrogen
• Steam bubbler
12. BHF dip to remove oxide on top of Si3N4 grown during field oxidation
• Solution: 10 : 1 BHF solution
• Time: 20 seconds
• Rinse: 5 times in Dr water
• Base pressure: 0.043 torr
• Gas: CF4, 59.6 sccm (25.1 on flowmeter)
• Pressure: 0.300 torr
• RF power: 300 watts
o
• Etch rate: 757 m1n on sample wafer C4
• Etch time: 2 minutes 25 seconds for frontside only
14. BHF dip to etch pad oxide exposed by removing Si3N4
• Solution: 10 : 1 BHF solution
• Time: 1 minute 30 seconds
• Rinse: 5 times in Dr water
15. Wafer clean (no H F dip)
16. Stress relief oxidation (500ASi02)
• 23 minutes at 900De
• 2.0 liters/minute nitrogen
• Steam bubbler
17. BHF dip to etch stress relief oxide
• Solution: 10 : 1 BHF solution
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• Time: 1 minute 30 seconds
• Rinse: 5 times in DI water
18. Wafer clean (no HF dip)
19. Pad oxidation for p-implant (300ASi02)
• 12 minutes at 900°C
• 2.0 liters/minute nitrogen
• Steam bubbler
20. Ion implantation (p+)
• Element: Boron
• Energy: 100KeV
• Dose:
IWafer I Dose I
1,2 1E13
3,4 2.5E13
5,6 5E13
7,8 7E13
9,10 lE14
11,12 2.5E14
13,14 5E14
15,16 7E14
17,18 lE15
19 2.5E15
21. Wafer clean (no HF dip)
22. Activation anneal
• 25 minutes at 1100°C
• 2.0 liters/minute nitrogen
23. Steam oxidation/Drive-in (4KASi02)
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• 30 minutes at 1100°C
• 2.0 liters/minute nitrogen
• Steam bubbler
24. Photo NN region•.
• Dehydration bake: 45 minutes at 90°C
• HMDS application: 5 minutes
• Spin-on positive photoresist: 5 KRPM for 40 seconds.
• Pre-bake: 30 minutes at 90°C
• Expose: 3.8 seconds using Suss aligner
• Develop: 50 seconds
• Rinse: 5 times in Dr water
• Post-bake: 30 minutes at 120°C
25. BHF dip to expose n region
• Solution: 10 : 1 BHF solution
• Time: 7 minutes
• Rinse: 5 times in Dr water
26. Photoresist strip
• First strip: 30 minutes
• Rinse: 5 times in Dr water
• Second strip: 30 minutes
• Rinse: 5 times in Dr water
27. Wafer clean (no HF dip)
28. Pad oxidation for n-implant (300ASi02)
• 12 minutes at 900°C
• 2.0 liters/minute nitrogen
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• Steam bubbler
29. Ion implantation (n+)
• Element: Phosphorus
• Energy: lOOKeV
• Dose: 5E15
• Note: Beam current was limited to 7mA
30. Plasma etch photoresist to remove layer carbonized by implant
• Base pressure: 0.050 torr
• Gas: 02, 20.0 on flowmeter
• Pressure: 0.250 torr
• RF power: 400 watts
• Etch time: 2 minutes
31. Photoresist strip
• First strip: 30 minutes
• Rinse: 5 times in DI water
• Second strip: 30 minutes
• Rinse: 5 times in DI water
32. Sulfuric acid bath for stubborn photoresist
• 6: 1 Sulfuric acid: Hydrogen peroxide (self-heating)
• Time: 15 minutes
• Rinse: 5 times in DI water
33. Wafer clean (no H F dip)
34. Activation anneal
• 30 minutes at 11000 G
• 2.0 liters/minute nitrogen
90
APPENDIX D. FABRI9ATION SEQUENCE
35. Steam oxidation/Drive-in (2KASi02)
• 10 minutes at 11000 G
• 2.0 liters/minute nitrogen
• Steam bubbler
36. Photo CW region
• Dehydration bake: 45 minutes at 900 G
• HMDS application: 5 minutes
• Spin-on positive photoresist: 5 KRPM for 40 seconds.
• Pre-bake: 30 minutes at 90°C
• Expose: 3.8 seconds using Suss aligner
• Develop: 50 seconds
• Rinse: 5 times in Dr water
• Post-bake: 30 minutes at 120°C
37. BHF dip to expose contact windows
• Solution: 10 : 1 BHF solution
• Time: 8 minutes 30 seconds
• Rinse: 5 times in Dr water
38. Photoresist strip
• First strip: 20 minutes
• Rinse: 5 times in Dr water
• Second strip: 20 minutes
• Rinse: 5 times in Dr water
39. Wafer clean with H F dip to remove native oxide grown during strip
40. RF sputtering
• '" 1OKASi/AI
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41. Photo MET region
• Dehydration bake: 45 minutes at 90°C
• HMDS application: 5 minutes
• Spin-on positive photoresist: 5 KRPM for 40 seconds.
• Pre-bake: 30 minutes at 90°C
• Expose: 3.8 seconds using Suss aligner
• Develop: 50 seconds
• Rinse: 5 times in Dr water
• Post-bake: 30 minutes at 120°C
42. PAN etch
• Heat PAN etch to rv 45°C
• Etch: rv 3 minutes
• Rinse: 5 times in Dr water
43. Photoresist strip
• First strip: 30 minutes
• Rinse: 5 times in Dr water
• Second strip: 30 minutes
• Rinse: 5 times in Dr water
44. Post-metallization anneal
• Gas: H2, N2 at 2.0 liters/minute
• Temperature: 425°C
• Time: 30 minutes
45. Wafer test
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